anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆88Updated last year
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- SoCRocket - Core Repository☆38Updated 8 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated this week
- ☆105Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- ☆31Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Open source RTL simulation acceleration on commodity hardware☆31Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Constrained random stimuli generation for C++ and SystemC☆52Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- RISC-V Virtual Prototype☆44Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last month
- ☆67Updated 4 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆67Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago