anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆82Updated 9 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆107Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆96Updated last year
- ☆31Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Constrained random stimuli generation for C++ and SystemC☆52Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Next generation CGRA generator☆112Updated last week
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆46Updated 2 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆35Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆40Updated 3 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated last month
- ☆44Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago