anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆83Updated 10 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- ☆31Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆111Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- PCI Express controller model☆63Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆38Updated 2 months ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- ☆97Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- ☆44Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago