anikau31 / systemc-clang
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆79Updated last month
Related projects ⓘ
Alternatives and complementary repositories for systemc-clang
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- ☆75Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- A SystemVerilog source file pickler.☆52Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Open source RTL simulation acceleration on commodity hardware☆22Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆95Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 6 months ago
- ☆30Updated last year
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- RISC-V Virtual Prototype☆37Updated 3 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- ☆39Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆60Updated this week
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆38Updated 5 months ago