This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆90Oct 31, 2026Updated last week
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆321Updated this week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆207Updated this week
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆30Jul 30, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- SystemC Reference Implementation☆699Sep 8, 2026Updated last month
- Example code for Modern SystemC using Modern C++☆71Nov 14, 2022Updated 3 years ago
- SoCRocket - Core Repository☆41Mar 6, 2017Updated 9 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆12Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Oct 29, 2026Updated last week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated 2 months ago
- Cross EDA Abstraction and Automation☆46Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 3 weeks ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An ARMv8 virtual platform based on QEMU and VCML☆51Sep 14, 2026Updated last month
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated last week
- A powerful and modern open-source architecture description language.☆48Oct 18, 2017Updated 9 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Oct 13, 2026Updated 3 weeks ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆409Oct 23, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Network on Chip Simulator☆342Oct 29, 2026Updated last week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- The Scale4Edge ecosystem VP☆10Aug 4, 2025Updated last year