anikau31 / systemc-clang
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆82Updated 6 months ago
Alternatives and similar repositories for systemc-clang:
Users that are interested in systemc-clang are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 7 months ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆92Updated last year
- ☆55Updated 4 years ago
- ☆31Updated last year
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- The specification for the FIRRTL language☆53Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆57Updated 3 months ago
- Constrained random stimuli generation for C++ and SystemC☆50Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- ☆43Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated 3 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- ☆86Updated last year