anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆88Updated last year
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆127Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- SoCRocket - Core Repository☆38Updated 8 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆31Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- Constrained random stimuli generation for C++ and SystemC☆53Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆134Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- ☆113Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆79Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- ☆67Updated 3 years ago
- RISC-V Virtual Prototype☆46Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆171Updated 2 weeks ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- Next generation CGRA generator☆118Updated this week