anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆83Updated 9 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆110Updated this week
- SoCRocket - Core Repository☆37Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- RISC-V Virtual Prototype☆44Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- ☆31Updated last year
- ☆97Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Next generation CGRA generator☆112Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago