This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆91Apr 13, 2026Updated 6 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 3 weeks ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆30Jul 30, 2026Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- RISC-V SystemC-TLM simulator☆361Feb 20, 2026Updated 7 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆204Updated this week
- SoCRocket - Core Repository☆40Mar 6, 2017Updated 9 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆12Updated this week
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- SystemC Reference Implementation☆695Sep 8, 2026Updated last month
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated 2 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- Example code for Modern SystemC using Modern C++☆71Nov 14, 2022Updated 3 years ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 8, 2026Updated last week
- VCML integration of Nvidia's NVDLA SystemC model☆14Apr 13, 2021Updated 5 years ago
- An ARMv8 virtual platform based on QEMU and VCML☆51Sep 14, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 3 months ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated 2 months ago
- CGRA framework with vectorization support.☆55Sep 27, 2026Updated 3 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆405Oct 2, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Qbox☆108Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Visual Simulation of Register Transfer Logic☆114Aug 17, 2026Updated 2 months ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Modeling Architectural Platform☆231Oct 7, 2026Updated last week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- SystemC Common Practices (SCP)☆39Feb 27, 2026Updated 7 months ago