anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆89Updated last year
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- SoCRocket - Core Repository☆38Updated 8 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- ☆110Updated 3 weeks ago
- Next generation CGRA generator☆116Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- FPGA tool performance profiling☆103Updated last year
- RISC-V Virtual Prototype☆44Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆113Updated 2 weeks ago
- Constrained random stimuli generation for C++ and SystemC☆52Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated last month
- high-performance RTL simulator☆184Updated last year