anikau31 / systemc-clang
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆81Updated 5 months ago
Alternatives and similar repositories for systemc-clang:
Users that are interested in systemc-clang are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆31Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Next generation CGRA generator☆110Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- RISC-V Virtual Prototype☆41Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆69Updated last week
- Constrained random stimuli generation for C++ and SystemC☆50Updated last year
- ☆55Updated 2 years ago
- ☆89Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- The specification for the FIRRTL language☆52Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆89Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago