anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆89Updated last year
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated last week
- SoCRocket - Core Repository☆38Updated 8 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- ☆31Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RISC-V Virtual Prototype☆45Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Updated last month
- Next generation CGRA generator☆118Updated last week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆110Updated last month
- The Task Parallel System Composer (TaPaSCo)☆115Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆177Updated this week