anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆88Updated last year
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- SoCRocket - Core Repository☆38Updated 8 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆31Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISC-V Virtual Prototype☆44Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- ☆67Updated 2 years ago
- Next generation CGRA generator☆115Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆99Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year