anikau31 / systemc-clang
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆78Updated last month
Related projects ⓘ
Alternatives and complementary repositories for systemc-clang
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆48Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆73Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆21Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆32Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆94Updated 3 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- ☆30Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- ☆46Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- Next generation CGRA generator☆106Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago