anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆82Updated 8 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- ☆96Updated last year
- ☆31Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Verilator open-source SystemVerilog simulator and lint system☆39Updated 2 weeks ago
- Next generation CGRA generator☆112Updated this week
- RISC-V Virtual Prototype☆43Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- SoCRocket - Core Repository☆37Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆105Updated this week
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- ☆59Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- The multi-core cluster of a PULP system.☆101Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Constrained random stimuli generation for C++ and SystemC☆51Updated last year