anikau31 / systemc-clangLinks
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
☆82Updated 7 months ago
Alternatives and similar repositories for systemc-clang
Users that are interested in systemc-clang are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Next generation CGRA generator☆111Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- ☆31Updated last year
- ☆95Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- RISC-V Virtual Prototype☆42Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- PCI Express controller model☆57Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The specification for the FIRRTL language☆56Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago