Alternatives and similar repositories for btor2mlir:

Users that are interested in btor2mlir are comparing it to the libraries listed below

• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 4 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• mgudemann / iimc
  ☆11Updated 7 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 6 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆28Updated 8 months ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆26Updated 2 months ago
• vegaluisjose / vast
  Verilog AST
  ☆20Updated last year
• ezyang / SMT-LIB-benchmarks-pytorch-shapes
  SMT-LIB benchmarks for shape computations from deep learning models in PyTorch
  ☆17Updated 2 years ago
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆13Updated 3 weeks ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated 2 weeks ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆43Updated last year
• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆28Updated last year
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆81Updated 2 weeks ago
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 3 years ago
• lijwen2748 / simplecar
  ☆14Updated 2 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆14Updated last year
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 5 months ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year