jetafese / btor2mlir
Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
☆9Updated this week
Related projects: ⓘ
- BTOR2 MLIR project☆16Updated 8 months ago
- ☆12Updated last year
- FPGA synthesis tool powered by program synthesis☆37Updated this week
- ☆10Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆20Updated 2 months ago
- ☆13Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆13Updated 7 years ago
- compiling DSLs to high-level hardware instructions☆20Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated last year
- Automatically generate a compiler using equality saturation☆16Updated 5 months ago
- ☆11Updated 4 years ago
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- Verilog AST☆19Updated 9 months ago
- ☆15Updated last year
- ☆14Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- Pono: A flexible and extensible SMT-based model checker☆68Updated this week
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆16Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆52Updated this week
- ☆14Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ☆14Updated 2 months ago
- ☆41Updated 3 years ago
- ILA Model Database☆20Updated 3 years ago
- ☆12Updated 10 months ago
- PipeProof☆11Updated 4 years ago
- A translation validation framework for MLIR☆71Updated last year