Alternatives and similar repositories for btor2mlir:

Users that are interested in btor2mlir are comparing it to the libraries listed below

• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆10Updated 10 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated last week
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 2 years ago
• iscas-tis / CHA
  ☆18Updated 9 months ago
• mgudemann / iimc
  ☆12Updated 7 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 7 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated 3 weeks ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆27Updated 3 months ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• ezyang / SMT-LIB-benchmarks-pytorch-shapes
  SMT-LIB benchmarks for shape computations from deep learning models in PyTorch
  ☆17Updated 2 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 3 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆12Updated 10 months ago
• efeslab / hardware-bugbase
  ☆17Updated 10 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆21Updated 6 years ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆28Updated 3 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆13Updated last month
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 3 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆29Updated 9 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆17Updated 3 years ago