Alternatives and similar repositories for btor2mlir

Users that are interested in btor2mlir are comparing it to the libraries listed below

• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last month
• iscas-tis / CHA
  ☆19Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated last month
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated this week
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 3 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 6 years ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆19Updated last week
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆29Updated 5 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆20Updated 2 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆88Updated 5 months ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last month
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆123Updated last month
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 2 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆13Updated last year
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• ezyang / SMT-LIB-benchmarks-pytorch-shapes
  SMT-LIB benchmarks for shape computations from deep learning models in PyTorch
  ☆17Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last month
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• efeslab / hardware-bugbase
  ☆18Updated last year