jetafese / btor2mlir
Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
☆13Updated 2 months ago
Alternatives and similar repositories for btor2mlir:
Users that are interested in btor2mlir are comparing it to the libraries listed below
- BTOR2 MLIR project☆22Updated last year
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Random Generator of Btor2 Files☆9Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- FPGA synthesis tool powered by program synthesis☆38Updated 2 months ago
- ☆11Updated 7 years ago
- ☆16Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 6 months ago
- Verilog AST☆21Updated last year
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆16Updated 3 years ago
- Automatically generate a compiler using equality saturation☆27Updated 9 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- Hardware Model Checker☆27Updated this week
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated 2 weeks ago
- ☆12Updated 3 years ago
- ☆12Updated 2 years ago
- ☆40Updated 3 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 years ago
- ☆14Updated 2 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- ☆17Updated 7 months ago
- A framework to ease parallelization of sequential SAT solvers☆15Updated 3 months ago
- RTLCheck☆18Updated 6 years ago
- ☆11Updated 4 years ago
- A translation validation framework for MLIR☆78Updated 2 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆18Updated 4 months ago