Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
☆20Sep 4, 2025Updated 6 months ago
Alternatives and similar repositories for btor2mlir
Users that are interested in btor2mlir are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆15May 24, 2023Updated 2 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- ☆20May 30, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- Tons of Inductive Problems: The Benchmarks☆27Jul 5, 2023Updated 2 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Feb 11, 2026Updated 3 weeks ago
- The implementation of an SMTLib dialect for xDSL☆17Updated this week
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last week
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 5 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- A tool for cross-checking Verilog compilers☆14Apr 16, 2025Updated 10 months ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last month
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 3 months ago
- ☆13Jun 12, 2024Updated last year
- The Basil pipeline for concurrent information flow analysis in AArch64 binaries.☆17Updated this week
- GPU model checker☆11Apr 17, 2019Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- ☆14Jan 3, 2018Updated 8 years ago