Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
☆20Sep 4, 2025Updated 8 months ago
Alternatives and similar repositories for btor2mlir
Users that are interested in btor2mlir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 6 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15Sep 14, 2020Updated 5 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆108May 19, 2026Updated last week
- ☆10Oct 15, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆21Jun 12, 2024Updated last year
- ☆17May 24, 2023Updated 3 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- ☆19Dec 21, 2020Updated 5 years ago
- ☆20May 1, 2026Updated 3 weeks ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A enumerator for MLIR, relying on the information given by IRDL.☆26May 9, 2026Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- The implementation of an SMTLib dialect for xDSL☆18Apr 16, 2026Updated last month
- ☆13Jan 20, 2023Updated 3 years ago
- A minimal in MLIR dialect along the lines of STG to represent laziness.☆17Jan 7, 2022Updated 4 years ago
- ☆13Jun 12, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 8 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆14Jan 22, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- GPU model checker☆13Apr 17, 2019Updated 7 years ago
- Tons of Inductive Problems: The Benchmarks☆28Jul 5, 2023Updated 2 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- ☆15Jun 18, 2023Updated 2 years ago