This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator
☆22Sep 28, 2024Updated last year
Alternatives and similar repositories for chiplet-optimizer
Users that are interested in chiplet-optimizer are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆74Jul 25, 2025Updated 7 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 11 months ago
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Jun 30, 2024Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- gem5-X open source project☆18Mar 28, 2023Updated 2 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆16Jul 22, 2025Updated 7 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆21Jun 12, 2024Updated last year
- ☆24Aug 11, 2020Updated 5 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆110Apr 28, 2025Updated 10 months ago
- 3D-ICE Official github repository☆30Dec 5, 2025Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 2 months ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- Systolic-array based Deep Learning Accelerator generator☆28Dec 11, 2020Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆151Nov 6, 2023Updated 2 years ago
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- gem5 repository to study chiplet-based systems☆87Apr 18, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- CGRA framework with vectorization support.☆44Updated this week
- BBO optimiser☆11Feb 11, 2020Updated 6 years ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- ☆42Jun 1, 2021Updated 4 years ago
- Work related to vectorizing strategies for arbitrary FHE programs☆10Sep 5, 2025Updated 5 months ago
- ⚡ A seamless integration of HuggingFace Transformers & Diffusers with RBLN SDK for efficient inference on RBLN NPUs.☆15Updated this week
- A Modified gem5 for Simulating Virtualized Systems☆11Mar 1, 2015Updated 11 years ago
- Accelerator Zoo☆20Oct 14, 2025Updated 4 months ago
- [ACL 2025] Official code for ''Learning to Reason from Feedback at Test-Time''.☆13May 16, 2025Updated 9 months ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Official Code Implementation for the CCS 2022 Paper "On the Privacy Risks of Cell-Based NAS Architectures"☆11Nov 21, 2022Updated 3 years ago
- Code for "Training Adversarially Robust Sparse Networks via Bayesian Connectivity Sampling" [ICML 2021]☆10Mar 14, 2022Updated 3 years ago
- 本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related inf…☆13Sep 5, 2023Updated 2 years ago