KFM135 / chiplet-optimizerLinks
This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator
☆19Updated last year
Alternatives and similar repositories for chiplet-optimizer
Users that are interested in chiplet-optimizer are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 2 months ago
- A list of our chiplet simulaters☆42Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆51Updated 7 months ago
- ☆17Updated 5 months ago
- ☆16Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆41Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆45Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- ☆48Updated 2 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆16Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- ☆59Updated 6 months ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- ☆63Updated 5 months ago