KFM135 / chiplet-optimizerLinks
This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator
☆21Updated last year
Alternatives and similar repositories for chiplet-optimizer
Users that are interested in chiplet-optimizer are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆44Updated 5 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆67Updated 4 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆41Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆18Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- ☆42Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- ☆64Updated 7 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆54Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 6 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- ☆16Updated 3 years ago
- ☆10Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- ☆49Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ☆49Updated 3 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆44Updated 4 months ago
- ☆14Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ☆38Updated last year