Lemberg is a time-predictable VLIW processor optimized for performance.
☆21May 8, 2013Updated 13 years ago
Alternatives and similar repositories for lemberg
Users that are interested in lemberg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆157Jul 25, 2026Updated 2 weeks ago
- A Tiny Processor Core☆117Jul 14, 2025Updated last year
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- This is an example in C++ that uses Creo Toolkit C API to create an L-shaped extrusion with a hole feature. A menu lets you change the pa…☆16Nov 5, 2024Updated last year
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆43Mar 14, 2015Updated 11 years ago
- BBot! An open source, wireless beer serving robot reference design featuring a C++ program running on a BeagleBone Black, a .Net WPF cont…☆20Feb 24, 2014Updated 12 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Updated this week
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆48Dec 4, 2024Updated last year
- This is a python tutorial for ophthalmologist☆11Aug 23, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 10 years ago
- ☆20Mar 3, 2026Updated 5 months ago
- ☆10May 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆20Nov 26, 2020Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A build pipeline (with sample project) for making Apple ][ software on OS X.☆16Aug 10, 2019Updated 7 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆19Dec 2, 2024Updated last year
- Simulator of pic32 microcontroller, based on OVPsim☆17Jan 17, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- On the Effects of Quantisation on Model Uncertainty in Bayesian Neural Networks☆18Apr 8, 2024Updated 2 years ago
- Internet Drafts I've authored or contributed to.☆17Jun 13, 2021Updated 5 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- A port of sarien to a Godot texture☆16Jul 5, 2022Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year