pulp-platform / cluster_interconnectLinks
☆15Updated this week
Alternatives and similar repositories for cluster_interconnect
Users that are interested in cluster_interconnect are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Public release☆56Updated 6 years ago
- ☆29Updated last month
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆29Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- ☆13Updated 8 years ago
- ☆36Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- ☆53Updated 6 years ago
- ☆27Updated last year
- ☆13Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Platform Level Interrupt Controller☆42Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated 2 weeks ago