pulp-platform / cluster_interconnectLinks
☆13Updated last week
Alternatives and similar repositories for cluster_interconnect
Users that are interested in cluster_interconnect are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- ☆27Updated 5 years ago
- ☆12Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆29Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Public release☆51Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- ☆26Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- ☆33Updated 6 years ago
- ☆28Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆20Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago