tvanas / r-vex
A reconfigurable and extensible VLIW processor implemented in VHDL
☆32Updated 10 years ago
Alternatives and similar repositories for r-vex:
Users that are interested in r-vex are comparing it to the libraries listed below
- SoftCPU/SoC engine-V☆54Updated last week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- Debuggable hardware generator☆68Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆63Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- ☆26Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆95Updated 5 years ago
- A RISC-V processor☆13Updated 6 years ago
- The specification for the FIRRTL language☆52Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- Documentation for the BOOM processor☆47Updated 8 years ago
- Visual Simulation of Register Transfer Logic☆94Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆32Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Demo SoC for SiliconCompiler.☆57Updated 2 weeks ago
- A time-predictable processor for mixed-criticality systems☆58Updated 4 months ago
- Advanced Debug Interface☆14Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago