A reconfigurable and extensible VLIW processor implemented in VHDL
☆44Mar 14, 2015Updated 11 years ago
Alternatives and similar repositories for r-vex
Users that are interested in r-vex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆158Oct 12, 2026Updated 3 weeks ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- ☆13Jan 10, 2016Updated 10 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66Sep 13, 2026Updated last month
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆72Dec 18, 2024Updated last year
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- Development and simulation framework for Application Specific Vector Processor☆17Mar 8, 2020Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-Hardware CGRA for accelerated computation on the edge.☆57Oct 31, 2025Updated last year
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 7 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆125May 11, 2023Updated 3 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Network on Chip for MPSoC☆30Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆10Jan 26, 2023Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆199Oct 28, 2026Updated last week
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- ☆19Oct 5, 2020Updated 6 years ago