tvanas / r-vexLinks
A reconfigurable and extensible VLIW processor implemented in VHDL
☆34Updated 10 years ago
Alternatives and similar repositories for r-vex
Users that are interested in r-vex are comparing it to the libraries listed below
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- ☆64Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆64Updated 2 years ago
- Visual Simulation of Register Transfer Logic☆100Updated this week
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- OpenFPGA☆34Updated 7 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- PicoRV☆44Updated 5 years ago
- ☆26Updated 4 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago