A reconfigurable and extensible VLIW processor implemented in VHDL
☆43Mar 14, 2015Updated 11 years ago
Alternatives and similar repositories for r-vex
Users that are interested in r-vex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆157Jul 25, 2026Updated last month
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆34Jul 22, 2020Updated 6 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated 3 weeks ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Oct 31, 2017Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- CNN accelerator☆30Jun 11, 2017Updated 9 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- RISC-V GPGPU☆39Mar 6, 2020Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- The portable clu compiler☆12Aug 7, 2022Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- ☆17Dec 15, 2025Updated 8 months ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 7 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆70Dec 18, 2024Updated last year
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Scheme to Common Lisp☆23Dec 16, 2023Updated 2 years ago
- ☆13Jul 20, 2026Updated last month
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Dis interpreter by Rob Pike☆13Sep 3, 2020Updated 6 years ago