tvanas / r-vexView external linksLinks
A reconfigurable and extensible VLIW processor implemented in VHDL
☆39Mar 14, 2015Updated 10 years ago
Alternatives and similar repositories for r-vex
Users that are interested in r-vex are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jan 27, 2026Updated 2 weeks ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- ☆33Jul 22, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- CPUs☆16Dec 21, 2020Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆43Oct 31, 2025Updated 3 months ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Aug 11, 2014Updated 11 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 6 months ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 3 weeks ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- spi memory controller☆22Jan 5, 2017Updated 9 years ago