leros-dev / leros
A Tiny Processor Core
☆107Updated this week
Alternatives and similar repositories for leros:
Users that are interested in leros are comparing it to the libraries listed below
- Lipsi: Probably the Smallest Processor in the World☆83Updated 10 months ago
- A basic SpinalHDL project☆83Updated 2 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel Learning Journey☆108Updated last year
- Verilog implementation of a RISC-V core☆108Updated 6 years ago
- RISC-V Virtual Prototype☆159Updated 3 months ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Basic RISC-V Test SoC☆115Updated 5 years ago
- Labs to learn SpinalHDL☆147Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- Chisel components for FPGA projects☆121Updated last year
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- Ariane is a 6-stage RISC-V CPU☆132Updated 5 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆112Updated 3 months ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆75Updated this week
- ☆168Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆126Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago