A Tiny Processor Core
☆114Jul 14, 2025Updated 7 months ago
Alternatives and similar repositories for leros
Users that are interested in leros are comparing it to the libraries listed below
Sorting:
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Open PicoBlaze Assembler☆62Oct 29, 2023Updated 2 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆26Sep 3, 2020Updated 5 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Digital Design with Chisel☆898Updated this week
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- A collection of MyHDL cores and tools for complex digital circuit design☆86Dec 23, 2018Updated 7 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- An implementation of RISC-V☆49Dec 11, 2025Updated 2 months ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆178Jan 16, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week