leros-dev / lerosLinks
A Tiny Processor Core
☆110Updated last week
Alternatives and similar repositories for leros
Users that are interested in leros are comparing it to the libraries listed below
Sorting:
- Lipsi: Probably the Smallest Processor in the World☆85Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Labs to learn SpinalHDL☆148Updated 11 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Provides various testers for chisel users☆100Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- A basic SpinalHDL project☆86Updated last month
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Main page☆126Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year