A Tiny Processor Core
☆117Jul 14, 2025Updated last year
Alternatives and similar repositories for leros
Users that are interested in leros are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆157Jul 25, 2026Updated last month
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 9 months ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 4 years ago
- Digital Design with Chisel☆929Updated this week
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- ☆27Sep 3, 2020Updated 5 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Apr 29, 2022Updated 4 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Nov 5, 2021Updated 4 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- An implementation of RISC-V☆54Jul 14, 2026Updated last month
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago