leros-dev / lerosLinks
A Tiny Processor Core
☆113Updated 3 months ago
Alternatives and similar repositories for leros
Users that are interested in leros are comparing it to the libraries listed below
Sorting:
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Yet Another RISC-V Implementation☆98Updated last year
- RISC-V Virtual Prototype☆179Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Labs to learn SpinalHDL☆149Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A basic SpinalHDL project☆86Updated 2 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- An implementation of RISC-V☆42Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- RISC-V System on Chip Template☆159Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago