Hardware and Software Co-design implementations
☆16Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SoC-ZedBoard-Zynq-7000-Labs
Users that are interested in SoC-ZedBoard-Zynq-7000-Labs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆29Jul 30, 2020Updated 6 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- High Performance Network Laboratory WebPage☆27Jul 11, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Convolutional Neural Network in C (for educational purposes)☆32Jan 18, 2021Updated 5 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- ☆18Jan 30, 2018Updated 8 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 7 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆125Jul 9, 2023Updated 3 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated 2 years ago
- MiniMig for TurboChameleon64☆19Nov 16, 2019Updated 6 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- ☆15Mar 5, 2025Updated last year
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆22May 25, 2023Updated 3 years ago
- This repository is a very simple C++ modules example.☆23Mar 6, 2023Updated 3 years ago
- Implements Mutex, Semaphore and exclusive ReadModifyWrite operations on ARM Cortex-M3 and Cortex-M4☆11Feb 28, 2019Updated 7 years ago
- Virtual keyboard for Qt Quick based applications.☆12Sep 3, 2021Updated 4 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆20Apr 26, 2023Updated 3 years ago
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16May 30, 2021Updated 5 years ago
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago
- ☆17Sep 6, 2024Updated last year
- libopencm3 c++ wrappers☆10Dec 25, 2020Updated 5 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- PineTime Watch Face Simulator with LVGL ported to WebAssembly☆12Sep 6, 2020Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago