bselimoglu / SoC-ZedBoard-Zynq-7000-LabsLinks
Hardware and Software Co-design implementations
☆14Updated 5 years ago
Alternatives and similar repositories for SoC-ZedBoard-Zynq-7000-Labs
Users that are interested in SoC-ZedBoard-Zynq-7000-Labs are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆16Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆15Updated 4 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆84Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago