Hardware and Software Co-design implementations
☆16Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SoC-ZedBoard-Zynq-7000-Labs
Users that are interested in SoC-ZedBoard-Zynq-7000-Labs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 8 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 10 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆29Jul 30, 2020Updated 6 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- ☆18Jan 30, 2018Updated 8 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- babylon-mmd sample project☆11Jul 25, 2026Updated 2 months ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆13Sep 11, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated 2 years ago
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 3 years ago
- Experimental password store for Blackpill card utilizing usb serial and spi flash☆18Apr 25, 2026Updated 5 months ago
- ☆22May 25, 2023Updated 3 years ago
- ☆15Mar 5, 2025Updated last year
- arduino esp32 tvp5150 cvbs camera project☆15Mar 28, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Implements Mutex, Semaphore and exclusive ReadModifyWrite operations on ARM Cortex-M3 and Cortex-M4☆11Feb 28, 2019Updated 7 years ago
- Virtual keyboard for Qt Quick based applications.☆12Sep 3, 2021Updated 5 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆23Apr 26, 2023Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- ☆15Aug 2, 2025Updated last year
- 9-bit SAR in skywater 130 nm☆20Jan 15, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆18Jul 13, 2017Updated 9 years ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 4 years ago
- RCP over DDS C++ API☆13Jan 27, 2016Updated 10 years ago
- ISP☆14Nov 25, 2023Updated 2 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆19Feb 25, 2021Updated 5 years ago