Hardware and Software Co-design implementations
☆16Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SoC-ZedBoard-Zynq-7000-Labs
Users that are interested in SoC-ZedBoard-Zynq-7000-Labs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 7 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆28Jul 30, 2020Updated 5 years ago
- High Performance Network Laboratory WebPage☆27Jul 11, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆35Nov 24, 2021Updated 4 years ago
- ☆28Jan 31, 2021Updated 5 years ago
- Convolutional Neural Network in C (for educational purposes)☆32Jan 18, 2021Updated 5 years ago
- [Course] Hands-On ZYNQ: Mastering AXI4 Bus Protocol☆19Feb 22, 2020Updated 6 years ago
- Leaninig OpenCV 学习笔记，源码。☆11Nov 23, 2018Updated 7 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- 我设计了一些数字集成电路的教学实验，供大家学习~☆40Jan 23, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 7 years ago
- ☆13Apr 9, 2018Updated 8 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆39Jun 2, 2026Updated last month
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- Implementation of the BitLinear layer from: The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits☆14Sep 11, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆123Jul 9, 2023Updated 3 years ago
- A collection of Beamer samples in Persian☆16May 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 2 years ago
- Experimental password store for Blackpill card utilizing usb serial and spi flash☆18Apr 25, 2026Updated 3 months ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- ☆22May 25, 2023Updated 3 years ago
- This repository is a very simple C++ modules example.☆23Mar 6, 2023Updated 3 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- arduino esp32 tvp5150 cvbs camera project☆13Mar 28, 2022Updated 4 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆19Apr 26, 2023Updated 3 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 9-bit SAR in skywater 130 nm☆18Jan 15, 2025Updated last year
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Misc. FPGA Projects☆16Apr 29, 2026Updated 3 months ago
- ☆15Aug 2, 2025Updated 11 months ago
- RCP over DDS C++ API☆13Jan 27, 2016Updated 10 years ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago