FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS
☆16Mar 1, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA_Tutorial_with_HLS
Users that are interested in FPGA_Tutorial_with_HLS are comparing it to the libraries listed below
Sorting:
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆17Sep 16, 2018Updated 7 years ago
- A highly-configurable RISC-V Core☆32Dec 27, 2025Updated 2 months ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Convolutional Neural Network in C (for educational purposes)☆30Jan 18, 2021Updated 5 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- ☆31Updated this week
- ☆20May 8, 2012Updated 13 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Dec 18, 2025Updated 2 months ago
- ☆10Jan 12, 2026Updated last month
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 6 months ago
- Implementation of our paper published in Springer's Signal, Image and Video Processing☆11Dec 5, 2020Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- ☆13Aug 10, 2014Updated 11 years ago
- Fast Conway's Game of Life with OpenGL, OpenMP and CUDA☆10Mar 20, 2020Updated 5 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- ☆10Nov 4, 2022Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆16Feb 25, 2021Updated 5 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- ☆14May 25, 2021Updated 4 years ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Remove stripes from images with a combined wavelet/FFT approach☆15Dec 20, 2018Updated 7 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆15Apr 29, 2020Updated 5 years ago
- ☆14Nov 30, 2023Updated 2 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago