hajin-kim / FPGA_Tutorial_with_HLS
FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS
☆15Updated 4 years ago
Alternatives and similar repositories for FPGA_Tutorial_with_HLS:
Users that are interested in FPGA_Tutorial_with_HLS are comparing it to the libraries listed below
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- AXI Interconnect☆47Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- SoC design & prototyping☆12Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- ☆50Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆65Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- ☆28Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆29Updated 4 years ago
- ☆17Updated 2 weeks ago
- ☆31Updated 5 years ago