siddharth23-8 / 32-bit-RISC-V-Cpu-Core
☆32Updated 3 years ago
Alternatives and similar repositories for 32-bit-RISC-V-Cpu-Core
Users that are interested in 32-bit-RISC-V-Cpu-Core are comparing it to the libraries listed below
Sorting:
- A customized RISCV core made using verilog☆19Updated 4 years ago
- Image processing on FPGA using verilog☆22Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 5 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- https://ve0x10.in/idf-notes-sra/☆12Updated 4 years ago
- ☆12Updated 10 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- ☆15Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆91Updated 3 weeks ago
- ☆17Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- Open Source VLSI Tools☆14Updated 4 years ago
- Implementation of RISC-V RV32I☆18Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆19Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆43Updated last year
- This repo provide an index of VLSI content creators and their materials☆149Updated 8 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- ☆58Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 4 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆102Updated 9 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- Simple RiscV core for academic purpose.☆22Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 5 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆29Updated last year