Alternatives and similar repositories for nn1

Users that are interested in nn1 are comparing it to the libraries listed below

• zhehaoxu / ai-talk
  关于深度学习算法、框架、编译器、加速器的一些理解
  ☆16Updated 3 years ago
• benja263 / Integer-Only-Inference-for-Deep-Learning-in-Native-C
  Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.
  ☆25Updated 3 years ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆82Updated last month
• intel / fpga-npu
  ☆195Updated last year
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆19Updated 2 months ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆35Updated 2 months ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆59Updated 8 months ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆35Updated this week
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆82Updated 5 months ago
• analogdevicesinc / ai8x-synthesis
  Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices
  ☆61Updated last week
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆23Updated 3 years ago
• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆58Updated 4 years ago
• pulp-platform / pulp-nn
  ☆82Updated last year
• 10x-Engineers / clang-builtin-tutorial
  ☆19Updated 10 months ago
• pulp-platform / ITA
  ☆47Updated 2 months ago
• nietzhuang / Cycle-accurate-Eyeriss-model
  A scalable Eyeriss model in SystemC.
  ☆28Updated 2 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆45Updated last year
• nycu-caslab / TinyTS
  This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.
  ☆17Updated last year
• thousrm / universal_NPU-CNN_accelerator
  hardware design of universal NPU(CNN accelerator) for various convolution neural network
  ☆129Updated 4 months ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆27Updated last year
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆57Updated 4 years ago
• alrevuelta / cONNXr
  Pure C ONNX runtime with zero dependancies for embedded devices
  ☆210Updated last year
• tirumalnaidu / opencl-hls-cnn-accelerator
  OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
  ☆79Updated last year
• saursin / riscv-atom
  An open-source 32-bit RISC-V soft-core processor
  ☆36Updated 2 months ago
• RISCV-MYTH-WORKSHOP / RISC-V-CPU-Core-using-TL-Verilog
  risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom
  ☆13Updated 4 years ago
• ZenoRobotics / CUDA_C_and_GPU
  ☆20Updated 6 months ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆91Updated this week
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆31Updated 2 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago