Convolutional Neural Network in C (for educational purposes)
☆30Jan 18, 2021Updated 5 years ago
Alternatives and similar repositories for nn1
Users that are interested in nn1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 6 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- ☆48Sep 22, 2018Updated 7 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆17Sep 16, 2018Updated 7 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆25Aug 28, 2024Updated last year
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago
- Source Code☆27Apr 4, 2024Updated last year
- ☆35Nov 24, 2021Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆36Apr 13, 2024Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆16Jul 1, 2024Updated last year
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- Simple demonstration of using the RISC-V Vector extension☆50Apr 18, 2024Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆17Feb 25, 2021Updated 5 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- This is our Compiler Design project for 6th semester.☆12May 15, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- Animate any illustrator svg file, using fourier transform☆16Aug 27, 2021Updated 4 years ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆16Jul 13, 2017Updated 8 years ago
- middleware for minify☆17Aug 21, 2025Updated 7 months ago
- ☆18Nov 11, 2025Updated 4 months ago
- ☆11Mar 14, 2023Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆19Aug 19, 2024Updated last year
- A minimal BASIC interpreter for Arduino UNO (ATmega328P).☆37Jan 18, 2026Updated 2 months ago
- Arduino Library for the AFE4490 SPO2 shield and breakout boards from Protocentral☆10Oct 31, 2025Updated 4 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Python programming for Digital Signal Processing algorithm implementations☆11Dec 26, 2022Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆17Mar 27, 2020Updated 5 years ago
- My study notes and hands-on projects for CUDA-based GPU programming☆10Dec 11, 2025Updated 3 months ago
- ☆31Aug 8, 2020Updated 5 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 7 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆111Jul 9, 2023Updated 2 years ago
- Debian12 Boot Image (U-boot, Linux Kernel, Debian12 RootFS) for ZYBO/ZYBO-Z7/PYNQ-Z1/DE10-Nano/DE0-Nano-SoC☆20May 2, 2025Updated 10 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆136Mar 2, 2026Updated 3 weeks ago