Alternatives and similar repositories for nn1

Users that are interested in nn1 are comparing it to the libraries listed below

• benja263 / Integer-Only-Inference-for-Deep-Learning-in-Native-C
  Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.
  ☆26Updated 3 years ago
• mayurbhole / Neural-Network-framework-using-Backpropogation-in-C
  Neural Network framework using Backpropogation in C
  ☆77Updated 3 years ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆89Updated last month
• analogdevicesinc / ai8x-synthesis
  Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices
  ☆62Updated 4 months ago
• arm-university / Fundamentals-of-System-on-Chip-Design-on-Arm-Cortex-M-Microcontrollers
  A textbook on understanding system on chip design
  ☆56Updated 5 months ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated 2 weeks ago
• ekut-es / pico-cnn
  Lightweight C implementation of CNNs for Embedded Systems
  ☆62Updated 2 years ago
• analogdevicesinc / MaximAI_Documentation
  START HERE: Documentation for ADI's MAX78000 and MAX78002 Edge AI devices
  ☆121Updated 7 months ago
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆19Updated 7 months ago
• stellagarden / EE405-Advanced-Digital-Systems-Design
  Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
  ☆12Updated 2 years ago
• intel / fpga-npu
  ☆226Updated last year
• pulp-platform / pulp-transformer
  Optimizing the Deployment of Tiny Transformers on Low-Power MCUs
  ☆28Updated last year
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆24Updated 4 years ago
• belanoa / softex
  ☆15Updated last month
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆65Updated last year
• shehanmunasinghe / tinyGPU
  tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
  ☆52Updated 4 years ago
• STMicroelectronics / stm32ai-modelzoo-services
  AI Model Zoo services for STM32 devices
  ☆88Updated last week
• fan-wenjie / LeNet-5
  LeNet-5,Use C Program Language Without Any 3rd Library
  ☆76Updated 8 years ago
• pulp-platform / pulp-dsp
  ☆35Updated 2 years ago
• XUANTIE-RV / open_source_ISP
  ☆45Updated 2 years ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆32Updated last year
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆88Updated 2 years ago
• pulp-platform / pulp-nn
  ☆85Updated 2 years ago
• pulp-platform / ne16
  Neural Engine, 16 input channels
  ☆15Updated 3 years ago
• vipinkmenon / SpatialFilter
  ☆62Updated last year
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆70Updated 5 years ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆37Updated last month
• tharinduSamare / Multicore_processor_verilog_design
  This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
  ☆11Updated 3 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆49Updated last year
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆90Updated 3 months ago