Alternatives and similar repositories for nn1

Users that are interested in nn1 are comparing it to the libraries listed below

• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆35Updated this week
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆19Updated 5 months ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆28Updated last year
• pulp-platform / fann-on-mcu
  ☆31Updated 5 years ago
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆24Updated 3 years ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆63Updated 10 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆88Updated last month
• dsdnu / zynet
  ☆22Updated 5 years ago
• benja263 / Integer-Only-Inference-for-Deep-Learning-in-Native-C
  Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.
  ☆25Updated 3 years ago
• Marco-Winzker / FPGA-Vision
  Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …
  ☆36Updated last year
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆65Updated 3 months ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆59Updated 4 years ago
• saursin / riscv-atom
  An open-source 32-bit RISC-V soft-core processor
  ☆37Updated 3 weeks ago
• sadrasabouri / CORDIC
  Implementation of CORDIC Algorithms Using Verilog
  ☆24Updated 4 years ago
• pulp-platform / rbe
  Reconfigurable Binary Engine
  ☆17Updated 4 years ago
• arm-university / Fundamentals-of-System-on-Chip-Design-on-Arm-Cortex-M-Microcontrollers
  A textbook on understanding system on chip design
  ☆45Updated 3 months ago
• pulp-platform / neureka
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆27Updated 3 weeks ago
• shehanmunasinghe / tinyGPU
  tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
  ☆51Updated 4 years ago
• pulp-platform / pulp-dsp
  ☆35Updated 2 years ago
• avl-bsuir / rv64x-base
  Open source GPU extension for RISC-V
  ☆63Updated 4 years ago
• evantandersen / fpga-gpu
  A basic GPU for altera FPGAs
  ☆78Updated 6 years ago
• RClabiisc / I2SRV64-SS-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆24Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆49Updated last month
• marph91 / pocket-cnn
  CNN-to-FPGA-framework for small CNN, written in VHDL and Python
  ☆22Updated 4 years ago
• Efinix-Inc / tinyml
  This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.
  ☆67Updated last week
• pulp-platform / pulp-nn
  ☆85Updated last year
• tirumalnaidu / opencl-hls-cnn-accelerator
  OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
  ☆80Updated last year
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆93Updated last year
• natu4u / GSOC_TensorCore
  TensorCore Vector Processor for Deep Learning - Google Summer of Code Project
  ☆22Updated 4 years ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆90Updated 8 months ago