Alternatives and similar repositories for nn1

Users that are interested in nn1 are comparing it to the libraries listed below

• analogdevicesinc / ai8x-synthesis
  Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices
  ☆62Updated 3 months ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆88Updated last month
• benja263 / Integer-Only-Inference-for-Deep-Learning-in-Native-C
  Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.
  ☆26Updated 3 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated last week
• cdeotte / MNIST-CNN-99.5
  ☆46Updated 7 years ago
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆25Updated 4 years ago
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆19Updated 6 months ago
• ekut-es / pico-cnn
  Lightweight C implementation of CNNs for Embedded Systems
  ☆61Updated 2 years ago
• shehanmunasinghe / tinyGPU
  tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog
  ☆52Updated 4 years ago
• ADS-ENTC / simd-processor
  Matrix multiplication accelerator on ZYNQ SoC.
  ☆12Updated 6 months ago
• Nuclei-Software / nuclei-ai-library
  Nuclei AI Library Optimized For RISC-V Vector
  ☆13Updated 3 weeks ago
• XUANTIE-RV / open_source_ISP
  ☆45Updated 2 years ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆65Updated last year
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆89Updated 3 months ago
• mayurbhole / Neural-Network-framework-using-Backpropogation-in-C
  Neural Network framework using Backpropogation in C
  ☆77Updated 3 years ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆29Updated last year
• saursin / riscv-atom
  An open-source 32-bit RISC-V soft-core processor
  ☆38Updated 2 months ago
• pulp-platform / ITA
  ☆54Updated 6 months ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆37Updated last week
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆95Updated last year
• belanoa / softex
  ☆13Updated 2 weeks ago
• stellagarden / EE405-Advanced-Digital-Systems-Design
  Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
  ☆12Updated 2 years ago
• misaleh / CMSIS-DSP-PULPino
  CMSIS DSP Library for PULPino microcontroller
  ☆22Updated 7 years ago
• tharinduSamare / Multicore_processor_verilog_design
  This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.
  ☆11Updated 3 years ago
• intel / fpga-npu
  ☆221Updated last year
• byuccl / BYU_PYNQ_PR_Video_Pipeline_Hardware
  BYU Pynq PR Video Pipeline Hardware
  ☆13Updated last month
• Nikola2444 / RISC-V-vector-processor
  ☆15Updated 3 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆48Updated last year
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆66Updated 5 years ago
• Efinix-Inc / tinyml
  This repo is for Efinix TinyML platform, which offers end-to-end flow that facilitates TinyML solution deployment on Efinix FPGAs.
  ☆71Updated 2 months ago