euske / nn1Links
Convolutional Neural Network in C (for educational purposes)
☆30Updated 5 years ago
Alternatives and similar repositories for nn1
Users that are interested in nn1 are comparing it to the libraries listed below
Sorting:
- Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.☆25Updated 4 years ago
- Neural Network framework using Backpropogation in C☆77Updated 4 years ago
- 关 于深度学习算法、框架、编译器、加速器的一些理解☆17Updated 3 years ago
- ☆47Updated 7 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆91Updated 4 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated last week
- ☆30Updated 6 years ago
- Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices☆64Updated 6 months ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆31Updated last year
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆63Updated 4 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 9 months ago
- ☆15Updated 3 months ago
- Open Neural Network Exchange to C compiler.☆359Updated this week
- Low Precision(quantized) Yolov5☆46Updated 10 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆98Updated last year
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- ☆240Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆32Updated 2 weeks ago
- This is a verilog implementation of 4x4 systolic array multiplier☆77Updated 5 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Updated 10 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆25Updated 4 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆164Updated 11 months ago
- ☆35Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Updated 9 months ago
- Model Training for ADI's MAX78000 and MAX78002 Edge AI Devices☆115Updated 3 weeks ago
- A scalable Eyeriss model in SystemC.☆33Updated 3 years ago
- Efficient neural network deployment for uC using pytorch model☆33Updated 5 years ago