SivannaKing / SEU-ASIC-IOT-ECGAI
Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SEU-ASIC-IOT-ECGAI
- cnn accelerator in vivado HLS☆9Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆16Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- ☆26Updated 2 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆11Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago