I-Doctor / RTL_library_of_basic_hardware_units
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆11Updated last year
Alternatives and similar repositories for RTL_library_of_basic_hardware_units:
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆18Updated 2 years ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆32Updated 4 years ago
- ☆39Updated 9 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- ☆33Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆71Updated 3 years ago
- ☆12Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- ☆26Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- ☆43Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated 3 weeks ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- ☆16Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆24Updated 2 months ago
- ☆16Updated 2 years ago
- ☆71Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 4 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆10Updated 5 months ago
- ☆20Updated 2 years ago