I-Doctor / RTL_library_of_basic_hardware_units
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆10Updated last year
Alternatives and similar repositories for RTL_library_of_basic_hardware_units:
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
- ☆25Updated 2 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆19Updated last year
- ☆39Updated 7 months ago
- ☆43Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated this week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- ☆32Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- A co-design architecture on sparse attention☆51Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆16Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆24Updated 11 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆21Updated 6 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆32Updated last month
- ☆13Updated 2 years ago
- ☆21Updated this week
- ☆32Updated 3 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago