I-Doctor / RTL_library_of_basic_hardware_unitsLinks
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆11Updated 2 years ago
Alternatives and similar repositories for RTL_library_of_basic_hardware_units
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
Sorting:
- Model LLM inference on single-core dataflow accelerators☆15Updated 2 months ago
- ☆18Updated 2 years ago
- ☆35Updated 5 years ago
- ☆41Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆12Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- bitfusion verilog implementation☆12Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆32Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆65Updated 3 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆48Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- ☆72Updated 2 years ago
- ☆17Updated 5 months ago
- Simulator for BitFusion☆102Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆28Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- ☆48Updated 2 months ago