I-Doctor / RTL_library_of_basic_hardware_units
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆11Updated last year
Alternatives and similar repositories for RTL_library_of_basic_hardware_units:
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
- ☆18Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- ☆32Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 8 months ago
- ☆39Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆26Updated 3 months ago
- ☆33Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆50Updated last month
- A co-design architecture on sparse attention☆50Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆16Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- ☆43Updated 3 years ago
- ☆16Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆12Updated last year
- Open-source of MSD framework☆16Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last week
- ☆10Updated 5 months ago
- ☆24Updated 3 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- ☆9Updated 2 years ago
- Simulator for BitFusion☆97Updated 4 years ago
- ☆16Updated 6 months ago
- ☆70Updated 5 years ago