I-Doctor / RTL_library_of_basic_hardware_unitsLinks
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆11Updated 2 years ago
Alternatives and similar repositories for RTL_library_of_basic_hardware_units
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- ☆35Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆41Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- A co-design architecture on sparse attention☆51Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- Model LLM inference on single-core dataflow accelerators☆14Updated 2 weeks ago
- ☆28Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆25Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆48Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- ☆12Updated last year
- ☆33Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- ☆49Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Simulator for BitFusion☆101Updated 5 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 5 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 2 weeks ago
- ☆72Updated 2 years ago