I-Doctor / RTL_library_of_basic_hardware_units
Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
☆11Updated last year
Alternatives and similar repositories for RTL_library_of_basic_hardware_units:
Users that are interested in RTL_library_of_basic_hardware_units are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆26Updated 3 weeks ago
- ☆18Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- ☆34Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- Model LLM inference on single-core dataflow accelerators☆10Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- ☆15Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆39Updated 9 months ago
- ☆29Updated 4 months ago
- ☆26Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆22Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆33Updated 3 years ago
- ☆12Updated last year
- Simulator for BitFusion☆99Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- ☆43Updated 3 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year