Jiajun-Ji / CNN_AcceleratorLinks
基于Xilinx FPGA的通用型 CNN卷积神经网络加速器,本设计基于KV260板卡,MpSoC架构均可移植
☆13Updated 8 months ago
Alternatives and similar repositories for CNN_Accelerator
Users that are interested in CNN_Accelerator are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 11 months ago
- ☆14Updated 2 years ago
- ☆14Updated 3 years ago
- ☆28Updated 4 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- ☆113Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- ☆44Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- A co-design architecture on sparse attention☆51Updated 4 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- Collection of kernel accelerators optimised for LLM execution☆19Updated 4 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated this week
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- a Computing In Memory emULATOR framework☆13Updated last year
- ☆10Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago