fayizferosh / soc-design-and-planning-nasscom-vsd
2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130)
☆9Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for soc-design-and-planning-nasscom-vsd
- ☆14Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆16Updated 7 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- ☆16Updated 10 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆52Updated last year
- ☆99Updated 10 months ago
- ☆13Updated 8 months ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆40Updated last year
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆49Updated 2 years ago
- ☆12Updated 9 months ago
- ☆22Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- ☆36Updated 3 years ago
- ☆26Updated 7 months ago
- ☆9Updated last year
- ☆9Updated 4 months ago