☆18Nov 11, 2025Updated 3 months ago
Alternatives and similar repositories for vsd-hdp
Users that are interested in vsd-hdp are comparing it to the libraries listed below
Sorting:
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- ☆14Sep 16, 2022Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆32Jul 21, 2025Updated 7 months ago
- ☆48Apr 7, 2024Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆44Sep 26, 2023Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- Ressources for Boinformatics Trainings☆12Nov 20, 2023Updated 2 years ago
- POA-OBC is a project based on Arduino and its purpose is to give the open source code and schematics on how to build a On Board Computer …☆10Mar 19, 2021Updated 4 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- AMD Xilinx University Program Vivado tutorial☆43Feb 13, 2023Updated 3 years ago
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago
- VisionGRU: A Linear-Complexity RNN Model for Efficient Image Analysis☆13Dec 26, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 4 months ago
- Localization of a GNSS denied UAV relative to a Moving Local Reference Frame in an Offshore Environment☆13Sep 1, 2025Updated 6 months ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- Map large-scale single cells to the exact spatial locations☆16Jun 12, 2025Updated 8 months ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 5 months ago
- Main repository of the Flint project for Spark and Amazon EMR.☆11Jan 31, 2020Updated 6 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- ☆10Mar 20, 2021Updated 4 years ago
- ☆11Jan 2, 2023Updated 3 years ago
- ☆13Feb 11, 2026Updated 3 weeks ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆11Nov 17, 2025Updated 3 months ago
- Computational Framework for Genome-Wide Association Studies and Meta-Studies in C/C++ with Python Interfaces☆11Oct 31, 2020Updated 5 years ago
- ☆10Nov 30, 2024Updated last year
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- Quadcopter control and pole balancing using deep reinforcement learning and hand gestures on ultra96☆10Oct 31, 2023Updated 2 years ago
- ☆12Apr 8, 2021Updated 4 years ago
- Config files for my GitHub profile.☆12Jul 18, 2024Updated last year
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 6 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Jan 4, 2022Updated 4 years ago