mean9park / BitFusion-verilogLinks
bitfusion verilog implementation
☆12Updated 3 years ago
Alternatives and similar repositories for BitFusion-verilog
Users that are interested in BitFusion-verilog are comparing it to the libraries listed below
Sorting:
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Open-source of MSD framework☆16Updated last year
- A co-design architecture on sparse attention☆51Updated 4 years ago
- ☆49Updated last month
- ☆28Updated 4 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- ☆18Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- C++ code for HLS FPGA implementation of transformer☆17Updated 11 months ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆13Updated 8 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 2 weeks ago
- ☆11Updated 5 years ago
- ☆14Updated 3 years ago
- ☆18Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆14Updated 2 weeks ago
- ☆44Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- ☆48Updated 4 years ago
- ☆16Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆17Updated 4 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- ☆35Updated 5 years ago
- a Computing In Memory emULATOR framework☆13Updated last year
- ☆29Updated this week