mean9park / BitFusion-verilogLinks
bitfusion verilog implementation
☆10Updated 3 years ago
Alternatives and similar repositories for BitFusion-verilog
Users that are interested in BitFusion-verilog are comparing it to the libraries listed below
Sorting:
- Open-source of MSD framework☆16Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- Model LLM inference on single-core dataflow accelerators☆12Updated 5 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- ☆44Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆49Updated 3 years ago
- ☆47Updated 2 weeks ago
- ☆18Updated last year
- ☆28Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆18Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- ☆16Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 6 months ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆113Updated 5 years ago
- ☆35Updated 5 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- ☆29Updated last week
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- Collection of kernel accelerators optimised for LLM execution☆19Updated 4 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago