A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to “XNOR + Popcount” operation
☆18Sep 16, 2018Updated 8 years ago
Alternatives and similar repositories for XNOR-net-Binary-connect
Users that are interested in XNOR-net-Binary-connect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- ☆12May 29, 2020Updated 6 years ago
- Markov Chain Monte Carlo binary network optimization☆12Dec 16, 2021Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Structured Binary Neural Networks for Image Recognition☆16Oct 12, 2022Updated 4 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆33Aug 28, 2024Updated 2 years ago
- iCEstick iCE40-HX1K FPGA hacks ~ iCEfm FM Transmitter☆18Nov 24, 2025Updated 11 months ago
- Implementations of the XNOR networks☆12Aug 9, 2017Updated 9 years ago
- XNOR-Net, CUDNN5 supported version of XNOR-Net-caffe: https://github.com/loswensiana/BWN-XNOR-caffe☆32Apr 1, 2018Updated 8 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Jul 27, 2026Updated 3 months ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Keras implementations of BinaryNet and XNORNet☆56Nov 20, 2017Updated 8 years ago
- ☆10Sep 19, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆14Aug 30, 2024Updated 2 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 4 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆317Nov 16, 2020Updated 5 years ago
- An implementation of a variation of Sketch-A-Net using XNOR ConvNets using TensorFlow☆60Jul 22, 2017Updated 9 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- News and Paper Collections for Machine Learning Hardware☆21Apr 26, 2026Updated 6 months ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- BMXNet 2: An Open-Source Binary Neural Network Implementation Based on MXNet☆233May 20, 2022Updated 4 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Bi-Real Net: Enhancing the Performance of 1-bit CNNs With Improved Representational Capability and Advanced Training Algorithm. In ECCV 2…☆185Mar 28, 2021Updated 5 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆23Apr 26, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- xnor-net by tensorflow☆11Apr 15, 2018Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- 🏆 The 2nd Place Submission to the CVPR2021-Evoked Emotion from Videos challenge.☆18Jun 7, 2021Updated 5 years ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆18Jul 13, 2017Updated 9 years ago
- XNOR-Net, with binary gemm and binary conv2d kernels, support both CPU and GPU.☆87May 15, 2019Updated 7 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago