prateek22sri / XNOR-net-Binary-connectLinks
A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to “XNOR + Popcount” operation
☆18Updated 7 years ago
Alternatives and similar repositories for XNOR-net-Binary-connect
Users that are interested in XNOR-net-Binary-connect are comparing it to the libraries listed below
Sorting:
- ☆59Updated 5 years ago
- ☆19Updated 4 years ago
- Residual Binarized Neural Network☆42Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆142Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆36Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- ☆23Updated 4 years ago
- ☆20Updated 3 years ago
- ☆14Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- This is a collection of works on neural networks and neural accelerators.☆41Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆16Updated 4 years ago
- ☆71Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆52Updated last year
- Systolic-array based Deep Learning Accelerator generator☆27Updated 4 years ago
- ☆22Updated 3 years ago
- ☆35Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- pytorch fixed point training tool/framework☆34Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆29Updated 6 months ago