A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to “XNOR + Popcount” operation
☆18Sep 16, 2018Updated 8 years ago
Alternatives and similar repositories for XNOR-net-Binary-connect
Users that are interested in XNOR-net-Binary-connect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- ☆12May 29, 2020Updated 6 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Structured Binary Neural Networks for Image Recognition☆16Oct 12, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆33Aug 28, 2024Updated 2 years ago
- ☆36Nov 24, 2021Updated 4 years ago
- Organization Pages, Documentation and Issues☆12Sep 24, 2026Updated 2 weeks ago
- Implementation of BinaryConnect on Pytorch☆39Apr 28, 2021Updated 5 years ago
- Implementations of the XNOR networks☆12Aug 9, 2017Updated 9 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Jul 27, 2026Updated 2 months ago
- Hopefully fast implementation of XNOR-Net in C, because, why not?☆28Jun 15, 2017Updated 9 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Keras implementations of BinaryNet and XNORNet☆56Nov 20, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a convert tool to create AIfES models for direct use in the Arduino IDE or other IDEs.☆15Sep 20, 2022Updated 4 years ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆14Aug 30, 2024Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 3 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 4 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- BMXNet 2: An Open-Source Binary Neural Network Implementation Based on MXNet☆232May 20, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆21Aug 19, 2026Updated last month
- An implementation of a variation of Sketch-A-Net using XNOR ConvNets using TensorFlow☆60Jul 22, 2017Updated 9 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆317Nov 16, 2020Updated 5 years ago
- 🏆 The 2nd Place Submission to the CVPR2021-Evoked Emotion from Videos challenge.☆18Jun 7, 2021Updated 5 years ago
- Structured Binary Neural Networks for Image Recognition☆18Nov 18, 2021Updated 4 years ago
- Exploring "Binary Neural Networks" (https://arxiv.org/abs/1602.02830) in Theano. A set of experiments that use binarised weights and/or …☆17Sep 8, 2017Updated 9 years ago
- News and Paper Collections for Machine Learning Hardware☆21Apr 26, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bi-Real Net: Enhancing the Performance of 1-bit CNNs With Improved Representational Capability and Advanced Training Algorithm. In ECCV 2…☆185Mar 28, 2021Updated 5 years ago
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆23Apr 26, 2023Updated 3 years ago
- [ECCV 2022] SuperTickets: Drawing Task-Agnostic Lottery Tickets from Supernets via Jointly Architecture Searching and Parameter Pruning☆20Jul 7, 2022Updated 4 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- A Z80 Instruction Set Exerciser for CP/M-80☆18Jun 15, 2025Updated last year
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago