A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacement of vector-matrix multiplication to “XNOR + Popcount” operation
☆18Sep 16, 2018Updated 7 years ago
Alternatives and similar repositories for XNOR-net-Binary-connect
Users that are interested in XNOR-net-Binary-connect are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- ☆12May 29, 2020Updated 6 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆31Aug 28, 2024Updated 2 years ago
- ☆35Nov 24, 2021Updated 4 years ago
- Convolutional Neural Network in C (for educational purposes)☆32Jan 18, 2021Updated 5 years ago
- Implementation of BinaryConnect on Pytorch☆39Apr 28, 2021Updated 5 years ago
- Implementations of the XNOR networks☆12Aug 9, 2017Updated 9 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Jul 27, 2026Updated last month
- Hopefully fast implementation of XNOR-Net in C, because, why not?☆28Jun 15, 2017Updated 9 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Keras implementations of BinaryNet and XNORNet☆56Nov 20, 2017Updated 8 years ago
- This is a convert tool to create AIfES models for direct use in the Arduino IDE or other IDEs.☆15Sep 20, 2022Updated 3 years ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆14Aug 30, 2024Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆47Sep 26, 2023Updated 2 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 4 years ago
- BMXNet 2: An Open-Source Binary Neural Network Implementation Based on MXNet☆232May 20, 2022Updated 4 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Jul 28, 2022Updated 4 years ago
- An implementation of a variation of Sketch-A-Net using XNOR ConvNets using TensorFlow☆60Jul 22, 2017Updated 9 years ago
- 🏆 The 2nd Place Submission to the CVPR2021-Evoked Emotion from Videos challenge.☆18Jun 7, 2021Updated 5 years ago
- Structured Binary Neural Networks for Image Recognition☆18Nov 18, 2021Updated 4 years ago
- A very basic 160 4bpp snes superfx demo☆18Aug 22, 2026Updated 2 weeks ago
- Exploring "Binary Neural Networks" (https://arxiv.org/abs/1602.02830) in Theano. A set of experiments that use binarised weights and/or …☆17Sep 8, 2017Updated 9 years ago
- News and Paper Collections for Machine Learning Hardware☆21Apr 26, 2026Updated 4 months ago
- Bi-Real Net: Enhancing the Performance of 1-bit CNNs With Improved Representational Capability and Advanced Training Algorithm. In ECCV 2…☆185Mar 28, 2021Updated 5 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- [ECCV 2022] SuperTickets: Drawing Task-Agnostic Lottery Tickets from Supernets via Jointly Architecture Searching and Parameter Pruning☆20Jul 7, 2022Updated 4 years ago
- Residual Binarized Neural Network☆43Mar 30, 2018Updated 8 years ago
- A Z80 Instruction Set Exerciser for CP/M-80☆16Jun 15, 2025Updated last year
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- The official implementation of BiViT: Extremely Compressed Binary Vision Transformers☆16Jun 18, 2023Updated 3 years ago
- ☆23Jan 19, 2023Updated 3 years ago
- ☆18Updated this week