rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
☆11Jul 4, 2025Updated 8 months ago
Alternatives and similar repositories for rIC3-HWMCC24
Users that are interested in rIC3-HWMCC24 are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- Hardware Formal Verification Tool☆88Mar 2, 2026Updated last week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Jul 7, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- A Lean implementation of Interaction Trees☆15Jan 13, 2025Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Equivalence checking with Yosys☆58Updated this week
- ☆14Jun 18, 2023Updated 2 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ☆13Feb 6, 2021Updated 5 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆37Apr 11, 2025Updated 10 months ago
- AIGER And-Inverter-Graph Library☆97Feb 17, 2026Updated 2 weeks ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated last month
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month