This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
☆30May 23, 2025Updated 9 months ago
Alternatives and similar repositories for SPICEPilot
Users that are interested in SPICEPilot are comparing it to the libraries listed below
Sorting:
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆13Jul 25, 2024Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- ☆100Dec 31, 2025Updated 2 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- [AAAI 2025 Oral] Analog Circuit Design via Training-Free Code Generation☆136Feb 22, 2026Updated last week
- How to correctly write a flicker-noise model for RF simulation.☆25Sep 19, 2025Updated 5 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 3 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ptq4vm official repository☆26Apr 7, 2025Updated 10 months ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆99Apr 26, 2025Updated 10 months ago
- ☆339Jan 13, 2026Updated last month
- Python package for IBIS-AMI model development and testing☆34Feb 23, 2026Updated last week
- ☆201Oct 17, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆88Apr 11, 2025Updated 10 months ago
- Files for Advanced Integrated Circuits☆36Updated this week
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 4 years ago
- Convert LTspice to Latex (TikZ)☆28Aug 9, 2022Updated 3 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago