Alternatives and similar repositories for SPICEPilot

Users that are interested in SPICEPilot are comparing it to the libraries listed below

• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 4 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆133Updated 11 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆25Updated 5 months ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆33Updated 8 months ago
• AutoBench / AutoBench
  ☆28Updated 5 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆56Updated 4 months ago
• IPRC-DIP / CodeV
  ☆49Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 11 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆227Updated 8 months ago
• hkust-zhiyao / SpecLLM
  SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model
  ☆15Updated last year
• shailja-thakur / AutoChip
  ☆38Updated 7 months ago
• NVlabs / CircuitOps
  ☆91Updated 3 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆30Updated last year
• shailja-thakur / VGen
  ☆184Updated 11 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆155Updated 5 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆49Updated 9 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆63Updated 6 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆40Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆26Updated 8 months ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆22Updated 11 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• VeriGOOD-ML / public
  ☆63Updated 5 months ago
• laiyao1 / AnalogCoder
  ☆85Updated last month
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆19Updated 4 months ago
• electronics-and-drives / MLCAD22
  Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"
  ☆14Updated 3 years ago
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆17Updated 2 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆17Updated 5 years ago
• magical-eda / OpenSAR
  ☆16Updated 3 years ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆22Updated last year