ACADLab / SPICEPilotLinks
This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
☆21Updated 3 months ago
Alternatives and similar repositories for SPICEPilot
Users that are interested in SPICEPilot are comparing it to the libraries listed below
Sorting:
- ☆53Updated 3 months ago
- ☆26Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆179Updated 10 months ago
- ☆90Updated 2 months ago
- Datasets for EDA LLM research☆33Updated 7 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- ☆47Updated 3 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆223Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆130Updated 9 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- ☆24Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆16Updated 2 years ago
- ☆23Updated 9 months ago
- ☆19Updated 2 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆29Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 11 months ago
- ☆32Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 7 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆27Updated 2 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆13Updated 2 years ago
- ☆36Updated last year
- ☆31Updated 3 years ago
- ☆16Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago