This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
☆32May 23, 2025Updated 10 months ago
Alternatives and similar repositories for SPICEPilot
Users that are interested in SPICEPilot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆13Jul 25, 2024Updated last year
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆149Feb 22, 2026Updated last month
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆29Oct 20, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- This repository is the official implementation of Topology-Informed Graph Transformer (Choi et al., GRaM Workshop at ICML 2024).☆12Dec 28, 2024Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- SPICE netlist visualizer☆86Updated this week
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 9 months ago
- Code for paper "Towards Efficient Pareto Set Approximation via Weight-Ensembling Mixture of Experts"☆11Sep 13, 2024Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- ☆342Jan 13, 2026Updated 2 months ago
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- ☆55Oct 8, 2024Updated last year
- A versatile generative model capable of designing topologies for wide range of analog circuits.☆101Apr 26, 2025Updated 10 months ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- ☆52Jun 29, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆13Nov 14, 2022Updated 3 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆91Apr 11, 2025Updated 11 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- This is the code for the paper Signals to Spikes for Neuromorphic Regulated Reservoir Computing and EMG Hand Gesture Recognition☆13Mar 15, 2022Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- Deep Q learning algorithm written on PyTorch for solving 2D robot arm reacher☆12Feb 19, 2020Updated 6 years ago
- Gephi tutorials for data visualisation lecture. A Network Tour of Data Science 2019 Fall semester☆12Apr 11, 2021Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago