AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
☆18Nov 1, 2022Updated 3 years ago
Alternatives and similar repositories for AutoCellLibX
Users that are interested in AutoCellLibX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Apr 24, 2021Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 10 months ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆35Nov 13, 2024Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆32May 23, 2025Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 3 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆33Updated this week
- ☆25Nov 7, 2024Updated last year
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 9 months ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- awesome-Analog-IC-Design-Automation☆48Apr 19, 2023Updated 2 years ago
- ☆40Jan 22, 2026Updated 2 months ago
- ☆13Dec 31, 2022Updated 3 years ago
- ☆31May 8, 2025Updated 10 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆91Apr 11, 2025Updated 11 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- ☆15Jul 27, 2018Updated 7 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆19Apr 2, 2024Updated last year
- OpenDNN: An Open-source, cuDNN-like Deep Learning Primitive Library☆27Dec 9, 2019Updated 6 years ago