zslwyuan / AutoCellLibXLinks
AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
☆17Updated 2 years ago
Alternatives and similar repositories for AutoCellLibX
Users that are interested in AutoCellLibX are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- ☆39Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆22Updated 11 months ago
- The first version of TritonPart☆29Updated last year
- ☆26Updated 4 years ago
- ☆27Updated last year
- ☆23Updated last year
- ☆31Updated 3 years ago
- A logic synthesis tool☆82Updated last month
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- ☆18Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆64Updated 4 months ago
- ☆77Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- ☆54Updated 4 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- IDEA project source files☆108Updated last week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 4 months ago