AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
☆19Nov 1, 2022Updated 3 years ago
Alternatives and similar repositories for AutoCellLibX
Users that are interested in AutoCellLibX are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Apr 24, 2021Updated 5 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 4 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 4 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆163Jan 16, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆37Nov 13, 2024Updated last year
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆37Apr 2, 2026Updated last month
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆43Apr 10, 2026Updated last month
- Using e-graphs for logic synthesis (ICCAD'25)☆34May 7, 2026Updated 2 weeks ago
- ☆26Nov 7, 2024Updated last year
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 11 months ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 3 years ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 11 months ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- awesome-Analog-IC-Design-Automation☆52Apr 19, 2023Updated 3 years ago
- ☆45Jan 22, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Dec 31, 2022Updated 3 years ago
- Implementation of the depth-first gSpan algorithm for frequent graph mining in graphs data set. Finds possible frequent and canonical ext…☆21Apr 10, 2018Updated 8 years ago
- ☆37May 8, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago
- ☆15Jul 27, 2018Updated 7 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- Connecting bv_decide to SMTLIB.☆13May 9, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆113Apr 11, 2025Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Persistent Kernel + JIT-Injected Operators (CUDA)☆47Jan 27, 2026Updated 3 months ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Jan 5, 2026Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆72May 29, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆19Apr 2, 2024Updated 2 years ago