IBM / mini-eraLinks
Mini-ERA is a simplified still-representative version of the main ERA workload.
☆14Updated 3 years ago
Alternatives and similar repositories for mini-era
Users that are interested in mini-era are comparing it to the libraries listed below
Sorting:
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- ☆59Updated this week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆29Updated 6 years ago
- Next generation CGRA generator☆112Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Updated 11 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆91Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆31Updated 2 months ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆87Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆74Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 11 months ago