IBM / mini-era
Mini-ERA is a simplified still-representative version of the main ERA workload.
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for mini-era
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- ☆27Updated 5 years ago
- Falcon Merlin Compiler☆38Updated 4 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆27Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆15Updated 3 years ago
- ☆57Updated last year
- ☆16Updated 4 years ago
- ☆84Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆60Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago