ic-lab-duth / NoCpad
HLS for Networks-on-Chip
☆33Updated 4 years ago
Alternatives and similar repositories for NoCpad:
Users that are interested in NoCpad are comparing it to the libraries listed below
- ☆41Updated 6 years ago
- ☆24Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆29Updated 5 years ago
- ☆25Updated 4 years ago
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- ☆25Updated last year
- SystemC training aimed at TLM.☆27Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- ☆70Updated 10 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- Pure digital components of a UCIe controller☆54Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆16Updated 5 months ago
- ☆53Updated 4 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- eyeriss-chisel3☆40Updated 2 years ago