ic-lab-duth / NoCpadLinks
HLS for Networks-on-Chip
☆36Updated 4 years ago
Alternatives and similar repositories for NoCpad
Users that are interested in NoCpad are comparing it to the libraries listed below
Sorting:
- ☆27Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆37Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Public release☆56Updated 6 years ago
- ☆78Updated 11 years ago
- ☆56Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆35Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆29Updated 5 years ago
- ☆27Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated last week
- ☆15Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆64Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago