ic-lab-duth / NoCpad
HLS for Networks-on-Chip
☆33Updated 4 years ago
Alternatives and similar repositories for NoCpad:
Users that are interested in NoCpad are comparing it to the libraries listed below
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- ☆25Updated 5 years ago
- ☆41Updated 6 years ago
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- SystemC training aimed at TLM.☆28Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆27Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- ☆71Updated 10 years ago
- Project repo for the POSH on-chip network generator☆44Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- ☆25Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆53Updated 4 years ago
- Pure digital components of a UCIe controller☆55Updated this week
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆25Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆33Updated 5 months ago