ic-lab-duth / NoCpadLinks
HLS for Networks-on-Chip
☆35Updated 4 years ago
Alternatives and similar repositories for NoCpad
Users that are interested in NoCpad are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆34Updated 6 years ago
- ☆50Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- ☆59Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Public release☆52Updated 5 years ago
- ☆26Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆11Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆30Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆16Updated last month
- ☆75Updated 10 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Pure digital components of a UCIe controller☆63Updated this week