HLS for Networks-on-Chip
☆41Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for NoCpad
Users that are interested in NoCpad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆16Oct 5, 2023Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- General Purpose AXI Direct Memory Access☆76May 12, 2024Updated 2 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆151Mar 19, 2018Updated 8 years ago
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Cycle Accurate Network-on-Chip Simulator☆37Jul 11, 2026Updated last week
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 3 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆13Aug 1, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆421Jul 14, 2026Updated last week
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆14Sep 9, 2022Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Network on Chip Simulator☆329Jun 9, 2026Updated last month
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 9 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆52May 20, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Jul 10, 2026Updated last week
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆59Jun 12, 2021Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆386Jul 14, 2026Updated last week
- I2C models for cocotb☆46Mar 18, 2026Updated 4 months ago