harvard-acc / FlexASRLinks
FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
☆50Updated 11 months ago
Alternatives and similar repositories for FlexASR
Users that are interested in FlexASR are comparing it to the libraries listed below
Sorting:
- ☆72Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆45Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- ☆65Updated 9 months ago
- ☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆35Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- ☆38Updated 3 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆20Updated 8 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Eyeriss chip simulator☆39Updated 5 years ago
- ☆32Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month