harvard-acc / FlexASR
FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks
☆42Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for FlexASR
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆33Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆69Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- ☆30Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆70Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ☆32Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆55Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆51Updated 10 months ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆22Updated 5 years ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ☆25Updated 7 months ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago