sfox14 / darknet-zynq
Accelerating DNN inference and training on Zynq
☆15Updated 4 years ago
Alternatives and similar repositories for darknet-zynq:
Users that are interested in darknet-zynq are comparing it to the libraries listed below
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- 在FPGA上部署深度学习项目☆21Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 10 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆39Updated 6 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- ☆26Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- ☆45Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Digital Design Lab Spring 2019 Final Project☆11Updated 5 years ago