sfox14 / darknet-zynqLinks
Accelerating DNN inference and training on Zynq
☆16Updated 5 years ago
Alternatives and similar repositories for darknet-zynq
Users that are interested in darknet-zynq are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆38Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- 中文：☆101Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- ☆47Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆50Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- PYNQ学习资料☆164Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago