Accelerating DNN inference and training on Zynq
☆16Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for darknet-zynq
Users that are interested in darknet-zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- Performs a faster tensor train (TT) decomposition for large sparse data☆14Sep 7, 2020Updated 5 years ago
- ☆50Mar 31, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Zynq-7000 DPU TRD☆49Jul 19, 2019Updated 6 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Simulator for HDD/SSD, derived from the CMU PDL DiskSim, with the SSD-add-on patch from Microsoft Research applied.☆15Dec 30, 2019Updated 6 years ago
- [EMNLP 24] Source code for paper 'AdaZeta: Adaptive Zeroth-Order Tensor-Train Adaption for Memory-Efficient Large Language Models Fine-Tu…☆13Dec 15, 2024Updated last year
- ☆11Aug 2, 2024Updated last year
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Pytorch implementation of paper: Small Pre-trained Language Models Can be Fine-tuned as Large Models via Over-Parameterization.☆12May 18, 2023Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- A TensorFlow 2.0 with eager execution implementation of Pytorch OpenAI few-shot regression toy example☆16Jun 24, 2019Updated 7 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆95Apr 29, 2022Updated 4 years ago
- [ICLR 2022] Code for paper "Exploring Extreme Parameter Compression for Pre-trained Language Models"(https://arxiv.org/abs/2205.10036)☆23May 24, 2023Updated 3 years ago
- [NeurIPS 2020] "FracTrain: Fractionally Squeezing Bit Savings Both Temporally and Spatially for Efficient DNN Training" by Yonggan Fu, Ha…☆10Feb 13, 2022Updated 4 years ago
- Implementation of "NITI: Training Integer Neural Networks Using Integer-only Arithmetic" on arxiv☆92Jul 26, 2022Updated 3 years ago
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated 10 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Aug 31, 2020Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆88Jun 29, 2023Updated 3 years ago
- Code for the paper "Learning to Demodulate from Few Pilots via Offline and Online Meta-Learning"☆21Apr 10, 2023Updated 3 years ago
- An implementation of the DISP-LLM method from the NeurIPS 2024 paper: Dimension-Independent Structural Pruning for Large Language Models.☆24Aug 6, 2025Updated 10 months ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- Simulation of channel models for MIMO UAV communication (Rice Networks Group, ASTRO)☆22May 6, 2021Updated 5 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Generative Adversarial Network (GAN) trained on the MNIST dataset, capable of creating fake but realistic looking MNIST digit images t…☆13Aug 30, 2023Updated 2 years ago
- Traction adaptive motion planning using sampling augmented adaptive RTI☆11Jun 6, 2021Updated 5 years ago
- A hybrid data- and physics-augmented CNN that predicts EM field distributions with ultrafast speed and high accuracy for entire classes o…☆23Nov 11, 2022Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 6 years ago
- Code release for paper ''DNF: Diffractive Neural Field for Lensless Microscopic Imaging''☆20Mar 14, 2024Updated 2 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆27Mar 11, 2022Updated 4 years ago
- ColTraIn HBFP Training Emulator☆15Feb 16, 2023Updated 3 years ago