sfox14 / darknet-zynqLinks
Accelerating DNN inference and training on Zynq
☆15Updated 4 years ago
Alternatives and similar repositories for darknet-zynq
Users that are interested in darknet-zynq are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- ☆26Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆46Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago