sfox14 / darknet-zynqLinks
Accelerating DNN inference and training on Zynq
☆16Updated 5 years ago
Alternatives and similar repositories for darknet-zynq
Users that are interested in darknet-zynq are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 7 years ago
- ☆38Updated 6 years ago
- 中文:☆108Updated 6 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- ☆48Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆89Updated 6 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- This is just for Takk_Zynq_Labs test.☆27Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- ☆91Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆19Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- PYNQ学习资料☆174Updated 6 years ago
- ☆35Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago