Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameterized modulet templates customized for the prefill and decode stages and a comprehensive quantization suite for hardware-efficient yet accurate deployment.
☆24May 31, 2026Updated last month
Alternatives and similar repositories for FlexLLM
Users that are interested in FlexLLM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15May 23, 2024Updated 2 years ago
- Reconfigurable Stream Network Architecture☆18May 8, 2025Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆70Aug 1, 2025Updated 11 months ago
- [FCCM 2026] Official repository for LUT-LLM: Efficient Language Model Inference with Memory-based Computation on FPGAs☆40Apr 12, 2026Updated 3 months ago
- Claude Code Methodology | GAAC=Github-as-a-Context | LLM IS AS GOOD AS YOUR ARE | 胸有成码☆27Jan 14, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated last month
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated last year
- a method for efficient large integer arithmetic in cryptography☆16Sep 16, 2025Updated 10 months ago
- Collection of kernel accelerators optimised for LLM execution☆33Feb 26, 2026Updated 4 months ago
- [DATE'25, ICCAD'25] An embedded FPGA-based LLM accelerator capable of supporting Llama2-7B☆174May 1, 2026Updated 2 months ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- LLM4Chip-R1: End-to-End Design and Generation of Semiconductor Chips with LLMs Boosted by Reward-Driven Reinforcement Learning☆19Jun 4, 2026Updated last month
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆36Apr 7, 2026Updated 3 months ago
- All You Need to Know About QDMA☆20Jun 30, 2023Updated 3 years ago
- ☆17Aug 29, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆77Dec 19, 2025Updated 7 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- A research shell for Alveo V80☆41Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆151Jan 20, 2025Updated last year
- ☆12Mar 28, 2025Updated last year
- Artifact for Oaken: Fast and Efficient LLM Serving with Online-Offline Hybrid KV Cache Quantization☆17May 9, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆18Updated this week
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆18May 31, 2026Updated last month
- Source code for the paper "Sample-efficient inverse design of freeform nanophotonic devices with physics-informed reinforcement learning"☆16Apr 12, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Jul 1, 2026Updated 2 weeks ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆38Nov 13, 2025Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆32Mar 11, 2026Updated 4 months ago
- EDA-agnostic and Solver-agnostic 3D FDTD simulations execution framework for photonic layouts: GDS in, results out (S-parameters, visuali…☆33Updated this week
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆25Nov 26, 2025Updated 7 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆20Jan 17, 2025Updated last year
- ☆50Mar 31, 2026Updated 3 months ago
- 总结和比较目前发表的处理单细胞空间转录组学(Spatial Transcriptomic)的聚类方法。Conclusion and comparison of the current clustering method for ST data.☆12May 31, 2023Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week