SZU-AdvTech-2022 / 376-HyGCN-A-GCN-Accelerator-with-Hybrid-ArchitectureLinks
☆10Updated 2 years ago
Alternatives and similar repositories for 376-HyGCN-A-GCN-Accelerator-with-Hybrid-Architecture
Users that are interested in 376-HyGCN-A-GCN-Accelerator-with-Hybrid-Architecture are comparing it to the libraries listed below
Sorting:
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆17Updated 4 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- NeuraChip Accelerator Simulator☆13Updated last year
- Graph accelerator on FPGAs and ASICs☆11Updated 6 years ago
- ☆15Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆22Updated 9 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆13Updated 5 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 9 years ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆27Updated 3 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated last month
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- HLS project modeling various sparse accelerators.☆13Updated 3 years ago
- ☆25Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- ☆9Updated last year
- Processing in Memory Emulation☆21Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year