SZU-AdvTech-2022 / 376-HyGCN-A-GCN-Accelerator-with-Hybrid-ArchitectureLinks
☆11Updated 2 years ago
Alternatives and similar repositories for 376-HyGCN-A-GCN-Accelerator-with-Hybrid-Architecture
Users that are interested in 376-HyGCN-A-GCN-Accelerator-with-Hybrid-Architecture are comparing it to the libraries listed below
Sorting:
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆37Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆13Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- ☆13Updated 5 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆32Updated 7 months ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- ☆16Updated 2 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 10 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆23Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 6 months ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆11Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- ☆36Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago