A floating-point matrix multiplication implemented in hardware
☆32Jan 5, 2021Updated 5 years ago
Alternatives and similar repositories for matmult
Users that are interested in matmult are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆53Mar 31, 2026Updated 6 months ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆42May 17, 2022Updated 4 years ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆16May 12, 2014Updated 12 years ago
- ☆12Jul 9, 2021Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆392Jan 20, 2025Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆96Aug 11, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- egraph <-> json☆18Dec 29, 2025Updated 10 months ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆209Nov 14, 2021Updated 4 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆99Oct 2, 2021Updated 5 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆72Apr 12, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 7 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Vitis_Accel_Examples☆610Aug 31, 2026Updated last month
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- ☆11Nov 27, 2024Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ☆28Mar 19, 2021Updated 5 years ago
- DAC System Design Contest 2020☆30Jun 11, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Projects and Labs for the Parallel Programming for FPGAs book☆26Oct 23, 2026Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆65Dec 3, 2021Updated 4 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- APB Logic☆29Sep 24, 2026Updated last month
- ☆825Jul 13, 2026Updated 3 months ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago