twaclaw / matmult
A floating-point matrix multiplication implemented in hardware
☆29Updated 3 years ago
Related projects: ⓘ
- ☆27Updated 5 years ago
- ☆28Updated 2 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- IC implementation of TPU☆84Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- ☆31Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- course design☆19Updated 6 years ago
- ☆53Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆47Updated last year
- ☆65Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆20Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆53Updated 2 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆48Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆81Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆58Updated 9 months ago
- CNN accelerator☆26Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- Floating point modules for CHISEL☆27Updated 9 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- A DSL for Systolic Arrays☆73Updated 5 years ago