Alternatives and similar repositories for riscvassembler:

Users that are interested in riscvassembler are comparing it to the libraries listed below

• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆84Updated last week
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆47Updated 11 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 2 weeks ago
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 3 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆18Updated 2 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated this week
• sangwoojun / ulx3s_bsv
  Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga
  ☆11Updated 3 weeks ago
• abs-tudelft / Tydi-Chisel
  ☆17Updated last week
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆16Updated 5 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 9 months ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆30Updated this week
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆34Updated 2 years ago
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆13Updated 2 months ago
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 7 months ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated 2 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆39Updated 5 months ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆17Updated 4 months ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆28Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆38Updated this week
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆13Updated last week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆112Updated 2 years ago
• uenoku / firtool-standalone-plugin
  an experiment to run plugin in firtool pipeline
  ☆9Updated last year
• carlosedp / chisel-playground
  Chisel HDL example applications
  ☆30Updated 2 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆78Updated last week