carlosedp / riscvassemblerLinks
A RISC-V assembler library for Scala/Chisel HDL projects
☆14Updated last month
Alternatives and similar repositories for riscvassembler
Users that are interested in riscvassembler are comparing it to the libraries listed below
Sorting:
- Wrapper for ETH Ariane Core☆20Updated 3 months ago
- Network components (NIC, Switch) for FireBox☆19Updated 8 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆87Updated this week
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 5 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- A Scala library for Context-Dependent Environments☆47Updated last year
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 7 months ago
- Useful utilities for BAR projects☆31Updated last year
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A coverage library for Chisel designs☆11Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆39Updated this week
- ☆17Updated 3 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Open-source non-blocking L2 cache☆43Updated this week
- an experiment to run plugin in firtool pipeline☆9Updated last year
- ☆16Updated this week
- An implementation of RISC-V☆33Updated last month
- The specification for the FIRRTL language☆58Updated last week
- Floating point modules for CHISEL☆32Updated 10 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- This repo includes XiangShan's function units☆26Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆13Updated 4 months ago