Alternatives and similar repositories for riscvassembler:

Users that are interested in riscvassembler are comparing it to the libraries listed below

• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆83Updated last week
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆15Updated this week
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆47Updated 8 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆19Updated 5 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆29Updated 2 months ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 4 months ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆17Updated 2 months ago
• sifive / fpga-shells
  ☆132Updated 2 years ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆160Updated this week
• abs-tudelft / Tydi-Chisel
  ☆17Updated 3 months ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated last year
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆106Updated last year
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• ucb-bar / testchipip
  ☆82Updated last week
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆34Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆49Updated this week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆98Updated 5 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆231Updated 8 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆109Updated 2 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆99Updated 7 months ago
• freechipsproject / www.chisel-lang.org
  The home of the Chisel3 website
  ☆20Updated 7 months ago
• Chlorophytus / broccoli
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11Updated last year
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 6 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆101Updated 2 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆37Updated this week
• schoeberl / wildcat
  An implementation of RISC-V
  ☆20Updated this week
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆149Updated 11 months ago