aswaterman / trainwreckLinks
Original RISC-V 1.0 implementation. Not supported.
☆41Updated 6 years ago
Alternatives and similar repositories for trainwreck
Users that are interested in trainwreck are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆84Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- ☆49Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆72Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 9 months ago
- ☆39Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆35Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago