aswaterman / trainwreckLinks
Original RISC-V 1.0 implementation. Not supported.
☆42Updated 6 years ago
Alternatives and similar repositories for trainwreck
Users that are interested in trainwreck are comparing it to the libraries listed below
Sorting:
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆50Updated last week
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆87Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Simple runtime for Pulp platforms☆49Updated last month
- ☆26Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆40Updated last year
- ☆90Updated last month