aswaterman / trainwreckLinks
Original RISC-V 1.0 implementation. Not supported.
☆42Updated 7 years ago
Alternatives and similar repositories for trainwreck
Users that are interested in trainwreck are comparing it to the libraries listed below
Sorting:
- ☆50Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆86Updated 4 months ago
- ☆61Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆38Updated 2 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Useful utilities for BAR projects☆32Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆40Updated last year
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- A Tiny Processor Core☆113Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago