Original RISC-V 1.0 implementation. Not supported.
☆44Oct 4, 2018Updated 8 years ago
Alternatives and similar repositories for trainwreck
Users that are interested in trainwreck are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 7 years ago
- ☆86Jun 1, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆111Oct 19, 2018Updated 8 years ago
- Consistency checker for memory subsystem traces☆22Oct 10, 2016Updated 10 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Common RTL blocks used in SiFive's projects☆195May 13, 2022Updated 4 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Lipsi: Probably the Smallest Processor in the World☆90Apr 15, 2024Updated 2 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated last year
- Weekly RISC-V Newsletter☆28Nov 29, 2018Updated 7 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- A tiny POWER Open ISA soft processor written in Chisel☆118Feb 13, 2023Updated 3 years ago
- Modular RISC-V implementation & SoC☆24Oct 21, 2026Updated 2 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A teaching-focused RISC-V CPU design used at UC Davis☆158Feb 5, 2023Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- ☆10Oct 15, 2026Updated 3 weeks ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago