umd-memsys / DRAMsim3
DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
☆351Updated 7 months ago
Alternatives and similar repositories for DRAMsim3:
Users that are interested in DRAMsim3 are comparing it to the libraries listed below
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆298Updated 3 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆264Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆230Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆244Updated 4 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆433Updated 8 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆618Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆179Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆150Updated this week
- BookSim 2.0☆308Updated 8 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆190Updated this week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆193Updated last year
- ☆127Updated 2 weeks ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆154Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- Comment on the rocket-chip source code☆174Updated 6 years ago
- ☆74Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆173Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- ☆310Updated 6 months ago
- RiVEC Bencmark Suite☆113Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆142Updated 2 years ago
- Chisel examples and code snippets☆246Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- Network on Chip Simulator☆259Updated last year
- Modeling Architectural Platform☆179Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- ☆158Updated last month
- A matrix extension proposal for AI applications under RISC-V architecture☆128Updated last month