umd-memsys / DRAMsim3Links
DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
☆415Updated last year
Alternatives and similar repositories for DRAMsim3
Users that are interested in DRAMsim3 are comparing it to the libraries listed below
Sorting:
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆498Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆411Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- BookSim 2.0☆372Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆284Updated 4 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆665Updated 2 years ago
- ☆106Updated this week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- Network on Chip Simulator☆289Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- Modeling Architectural Platform☆211Updated this week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last week
- ☆198Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- RiVEC Bencmark Suite☆122Updated 10 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆80Updated last month
- Comment on the rocket-chip source code☆179Updated 7 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago