yuezuegu / sosa-compiler
Repository for compilation and cycle-accurate simulator for scale-out systolic arrays
☆14Updated 2 years ago
Alternatives and similar repositories for sosa-compiler:
Users that are interested in sosa-compiler are comparing it to the libraries listed below
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- ☆24Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆71Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆47Updated 3 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- ☆70Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Eyeriss chip simulator☆36Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- ☆39Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- ☆41Updated last week
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆97Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An integrated CGRA design framework☆87Updated 4 months ago