Repository for compilation and cycle-accurate simulator for scale-out systolic arrays
☆16Jan 4, 2023Updated 3 years ago
Alternatives and similar repositories for sosa-compiler
Users that are interested in sosa-compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆263Apr 15, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆536Jun 28, 2026Updated 3 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- ☆22Aug 6, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Jan 4, 2023Updated 3 years ago
- ☆17Mar 26, 2025Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 11 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- ☆15May 8, 2025Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆86Mar 12, 2025Updated last year
- Revisit Kernel Pruning with Lottery Regulated Grouped Convolutions. ICLR 2022☆11Nov 24, 2022Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆154Jun 16, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A flexible event-driven cycle-accurate network simulator☆28Jan 28, 2020Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆79Jun 30, 2024Updated 2 years ago
- ☆16Jun 17, 2025Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆55Sep 21, 2026Updated 3 weeks ago
- ☆12Nov 24, 2023Updated 2 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 4 years ago
- MICRO 2024 Evaluation Artifact for FuseMax☆19Aug 26, 2024Updated 2 years ago
- gem5 repository to study chiplet-based systems☆92Apr 18, 2019Updated 7 years ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Highly accurate counter for measuring elapsed time in Python☆15Oct 28, 2019Updated 6 years ago
- ☆18Feb 13, 2021Updated 5 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆87Jun 23, 2025Updated last year
- MICRO 2023 Evaluation Artifact for TeAAL☆13Oct 26, 2023Updated 2 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Aug 29, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- ☆14Oct 8, 2024Updated 2 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- Pelican theme based on Bootstrap☆11Jun 17, 2023Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆17Mar 25, 2021Updated 5 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year