Alternatives and similar repositories for GNN4IC

Users that are interested in GNN4IC are comparing it to the libraries listed below

• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated last month
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆53Updated 2 years ago
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆23Updated 3 years ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆77Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆42Updated last year
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆24Updated 2 years ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆50Updated 8 months ago
• krzhu / abcRL
  MLCAD 2020: Reinforcement for logic optimization sequence exploration
  ☆28Updated 4 years ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆71Updated 3 months ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• lydiawunan / HLS-Perf-Prediction-with-GNNs
  High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
  ☆52Updated last year
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆23Updated 10 months ago
• zshi0616 / DeepGate2
  ☆29Updated last year
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆31Updated last year
• ABKGroup / PlacementEssentialReadings
  ☆57Updated 4 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆31Updated 3 years ago
• PKU-IDEA / SymDetect
  Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks
  ☆14Updated 2 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆61Updated this week
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆54Updated 3 months ago
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated 2 years ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆53Updated 3 months ago
• lilasrahis / GNN4REL
  Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022
  ☆23Updated 2 years ago
• kkunal1408 / GANA_circuit_data
  just checking
  ☆16Updated 3 years ago
• zehao-dong / CktGNN
  Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).
  ☆67Updated 2 years ago
• lnis-uofu / ML-Mapper
  ☆12Updated 2 years ago
• IntelLabs / FloorSet
  ☆77Updated 3 months ago
• baloneymath / AncstrGNN
  ☆17Updated 4 years ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆114Updated 2 years ago