DfX-NYUAD / GNN4IC
Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of papers is summarized in the following survey paper; L. Alrahis et al. "Graph Neural Networks: A Powerful and Versatile Tool for Advancing Design, Reliability, and Security of ICs," ASP-DAC, 2023.
☆43Updated last year
Alternatives and similar repositories for GNN4IC:
Users that are interested in GNN4IC are comparing it to the libraries listed below
- GNN-RE datasets for circuit recognition☆40Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated 3 weeks ago
- Artificial Netlist Generator☆36Updated 10 months ago
- ☆15Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆18Updated 2 years ago
- just checking☆14Updated 2 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 3 months ago
- ☆14Updated last year
- ☆23Updated 9 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆20Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- ☆24Updated last year
- ☆29Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆12Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆28Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆14Updated 2 years ago
- ☆19Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆41Updated 2 weeks ago
- ☆17Updated 2 years ago
- ☆51Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆37Updated 2 months ago
- ☆23Updated 3 years ago
- Simple Python interface for ABC☆24Updated last year
- ☆28Updated 3 years ago