DfX-NYUAD / GNN4ICLinks
Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
☆56Updated 3 months ago
Alternatives and similar repositories for GNN4IC
Users that are interested in GNN4IC are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆47Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆15Updated 2 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆20Updated 2 years ago
- ☆25Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆28Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆69Updated 3 weeks ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- just checking☆16Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆41Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆31Updated 3 years ago
- ☆61Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- ☆16Updated 4 years ago
- ☆23Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- EDA physical synthesis optimization kit☆58Updated last year
- ☆72Updated last week
- ☆29Updated last year
- ☆56Updated 4 years ago