DfX-NYUAD / GNN4ICLinks
Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
☆72Updated 5 months ago
Alternatives and similar repositories for GNN4IC
Users that are interested in GNN4IC are comparing it to the libraries listed below
Sorting:
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Artificial Netlist Generator☆46Updated last year
- ☆29Updated last year
- ☆24Updated last year
- ☆60Updated 4 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆73Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆95Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- ☆18Updated 4 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- ☆77Updated 2 weeks ago
- ☆16Updated 2 years ago
- just checking☆19Updated 3 years ago
- ☆32Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- ☆31Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆32Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆48Updated 3 months ago
- DeepGate3 for ICCAD2024☆13Updated 7 months ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆24Updated 3 years ago