DfX-NYUAD / GNN4IC
Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
☆51Updated last month
Alternatives and similar repositories for GNN4IC:
Users that are interested in GNN4IC are comparing it to the libraries listed below
- GNN-RE datasets for circuit recognition☆42Updated last year
- Artificial Netlist Generator☆37Updated last year
- ☆15Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆71Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 6 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- just checking☆15Updated 2 years ago
- ☆25Updated 11 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆16Updated 3 years ago
- ☆28Updated last year
- ☆53Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆66Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆20Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆58Updated last year
- ☆15Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆49Updated 10 months ago
- ☆11Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated 2 years ago
- ☆71Updated 4 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆33Updated this week
- ☆22Updated 5 months ago
- ☆51Updated 6 months ago
- ☆22Updated 9 months ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆29Updated last year