Alternatives and similar repositories for mvsis

Users that are interested in mvsis are comparing it to the libraries listed below

• mgudemann / iimc
  ☆14Updated 8 years ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 10 months ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 7 months ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 8 months ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 4 months ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆17Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 6 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆24Updated 7 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• daniellustig / pipecheck
  ☆19Updated 11 years ago
• adrianopolus / probSAT
  The probSAT SAT Solver
  ☆26Updated 3 years ago
• comsec-group / cellift-yosys
  A fork of Yosys that integrates the CellIFT pass
  ☆13Updated 6 months ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆20Updated 7 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• runekrauss / freddy
  A design automation framework to engineer decision diagrams yourself
  ☆25Updated this week
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆30Updated 3 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 4 years ago
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆26Updated 7 months ago
• wenxiwang / neuroback
  ☆13Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated 2 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆20Updated 11 years ago