Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020
☆14Apr 1, 2021Updated 5 years ago
Alternatives and similar repositories for Eva-CiM
Users that are interested in Eva-CiM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Hyperdimensional computing in memory. Artifact from 'A Case Study of Processing-in-Memory in off-the-Shelf Systems' (USENIX ATC '21)☆10Dec 2, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆34Nov 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆39Oct 15, 2025Updated last year
- ☆34Oct 2, 2023Updated 3 years ago
- Processing in Memory Emulation☆32Feb 24, 2023Updated 3 years ago
- ☆29Jan 16, 2026Updated 9 months ago
- A simulator integrates ChampSim and Ramulator.☆24Aug 30, 2026Updated 2 months ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- ☆18May 1, 2024Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆43Jan 2, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆15Nov 30, 2020Updated 5 years ago
- A Systematic Framework for Comprehensive and Automated Application-Level Soft Error Analysis☆10Feb 17, 2020Updated 6 years ago
- ☆105Jul 9, 2026Updated 3 months ago
- ☆13Jan 8, 2020Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- (CVPR 2024)Official implementation of KDBTS: Boosting Self-Supervision for Single-View Scene Completion via Knowledge Distillation☆10Jan 20, 2026Updated 9 months ago
- ☆77Feb 12, 2025Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆221Apr 18, 2023Updated 3 years ago
- A benchmark for C program verification☆18Feb 22, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 6 years ago
- ☆14Mar 4, 2015Updated 11 years ago
- ☆12Mar 22, 2022Updated 4 years ago
- Three address code generator program using lex and yacc for Arithmetic, Assignment, Declarative, if-else and while statements that are si…☆19Nov 28, 2013Updated 12 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- IBM Platform-Independent Software Analysis☆15Mar 12, 2018Updated 8 years ago
- ☆15Oct 18, 2026Updated 2 weeks ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 5 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- MNIST Database of Handwritten Digits☆17Aug 13, 2016Updated 10 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆15Nov 20, 2022Updated 3 years ago
- ☆15Oct 19, 2021Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 6 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 3 years ago