skycrapers / Eva-CiMView external linksLinks
Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020
☆13Apr 1, 2021Updated 4 years ago
Alternatives and similar repositories for Eva-CiM
Users that are interested in Eva-CiM are comparing it to the libraries listed below
Sorting:
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Sep 9, 2025Updated 5 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Nov 2, 2023Updated 2 years ago
- Processing in Memory Emulation☆23Feb 24, 2023Updated 2 years ago
- ☆18May 1, 2024Updated last year
- ☆34Jun 7, 2021Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- HW accelerator mapping optimization framework for in-memory computing☆27Jun 3, 2025Updated 8 months ago
- ☆30Oct 2, 2023Updated 2 years ago
- ☆83Jan 4, 2026Updated last month
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- ☆13Jan 8, 2020Updated 6 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Apr 18, 2023Updated 2 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- mumax3 with sot(spin orbit torque)☆11Mar 3, 2023Updated 2 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- ☆45Jul 5, 2022Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆181Feb 21, 2024Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- ☆11Mar 22, 2022Updated 3 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 8 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 6 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆193Nov 27, 2024Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- bitfusion verilog implementation☆12Feb 21, 2022Updated 3 years ago