skycrapers / Eva-CiM
Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020
☆9Updated 4 years ago
Alternatives and similar repositories for Eva-CiM
Users that are interested in Eva-CiM are comparing it to the libraries listed below
Sorting:
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ☆30Updated 3 years ago
- ☆15Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆65Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- ☆13Updated 3 years ago
- A list of our chiplet simulaters☆32Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An integrated CGRA design framework☆88Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- ☆9Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆26Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆51Updated last month
- ☆23Updated last year
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆65Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year