skycrapers / Eva-CiMLinks
Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020
☆11Updated 4 years ago
Alternatives and similar repositories for Eva-CiM
Users that are interested in Eva-CiM are comparing it to the libraries listed below
Sorting:
- ☆18Updated last year
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Updated 4 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- ☆29Updated 2 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆23Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- ☆33Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- Attentionlego☆12Updated last year
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- ☆11Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 3 weeks ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆94Updated 3 weeks ago
- ☆20Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- Library of approximate arithmetic circuits☆58Updated 3 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- ☆71Updated 9 months ago