skycrapers / Eva-CiM
Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020
☆8Updated 3 years ago
Alternatives and similar repositories for Eva-CiM:
Users that are interested in Eva-CiM are comparing it to the libraries listed below
- ☆28Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆24Updated last year
- A list of our chiplet simulaters☆28Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆18Updated 7 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆39Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆41Updated 9 months ago
- ☆12Updated 7 months ago
- ☆12Updated last year
- ☆19Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- ☆9Updated 2 years ago
- ☆13Updated 9 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- An integrated CGRA design framework☆85Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆42Updated last month
- HW accelerator mapping optimization framework for in-memory computing☆21Updated last month
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- ☆25Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆59Updated 9 months ago
- ☆22Updated 2 months ago