An open-source Simulation Trace Format specification
☆15Nov 12, 2025Updated 3 months ago
Alternatives and similar repositories for stf_spec
Users that are interested in stf_spec are comparing it to the libraries listed below
Sorting:
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated 2 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last week
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ☆22Jun 23, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- ☆25Dec 4, 2025Updated 3 months ago
- 🚧 A work-in-progress GLSL compiler targeting SPIR-V mlir 🚧☆22Oct 18, 2024Updated last year
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- CMake based hardware build system☆35Updated this week
- 🔭 interactively explore `onnx` networks in your CLI.☆26Jun 7, 2024Updated last year
- Valgrind with support for the RISCV64/Linux platform.☆68Aug 15, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- design and verification of asynchronous circuits☆43Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- UB-aware interpreter for LLVM debugging☆44Feb 13, 2026Updated 2 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- Reducing depth of circuits with operator backpropagation☆45Feb 1, 2026Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- Extremely Simple Microbenchmarks☆41May 23, 2018Updated 7 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 4 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆10Feb 9, 2024Updated 2 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- 不定期更新爬取各国网站的爬虫源码☆10Aug 15, 2018Updated 7 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated last week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆16Feb 12, 2026Updated 3 weeks ago