halfmanli / ChipletDesignFlowLinks
☆14Updated last year
Alternatives and similar repositories for ChipletDesignFlow
Users that are interested in ChipletDesignFlow are comparing it to the libraries listed below
Sorting:
- Using e-graphs for logic synthesis (ICCAD'25)☆31Updated last week
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆18Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- ☆29Updated 8 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆23Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆47Updated last month
- Processing in Memory Emulation☆23Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Updated 5 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 8 months ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆54Updated 8 months ago
- ☆62Updated 10 months ago
- ☆19Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆32Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year