halfmanli / ChipletDesignFlowLinks
☆14Updated last year
Alternatives and similar repositories for ChipletDesignFlow
Users that are interested in ChipletDesignFlow are comparing it to the libraries listed below
Sorting:
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆46Updated 3 weeks ago
- Using e-graphs for logic synthesis☆30Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆18Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- ☆32Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆25Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ☆17Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- ☆17Updated 10 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year