halfmanli / ChipletDesignFlowLinks
☆13Updated last year
Alternatives and similar repositories for ChipletDesignFlow
Users that are interested in ChipletDesignFlow are comparing it to the libraries listed below
Sorting:
- Using e-graphs for logic synthesis☆30Updated this week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆18Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆20Updated 3 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆41Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆41Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆53Updated 7 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆11Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago