Alternatives and similar repositories for VAPP

Users that are interested in VAPP are comparing it to the libraries listed below

• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆21Updated last year
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 2 weeks ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆66Updated this week
• iic-jku / klayout-pex
  Parasitic Extraction for KLayout
  ☆37Updated 3 weeks ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• bluecheetah / cbag
  A C++ VLSI circuit schematic and layout database library
  ☆15Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆41Updated 3 years ago
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆25Updated last year
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆68Updated 7 months ago
• USCPOSH / AMPSE
  This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…
  ☆25Updated 2 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆44Updated last month
• edwardcwang / BAG_framework
  Berkeley Analog Generator
  ☆16Updated 6 years ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 2 months ago
• eclufsc / libertyParser
  Mirror of Synopsys's Liberty parser library
  ☆24Updated 7 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• ganeshgore / spydrnet-physical
  This is a SpyDrNet Plugin for a physical design related transformations
  ☆16Updated 7 months ago
• bmurmann / COCOA
  COCOA: Collaborative Compendium on Analog Integrated Circuits
  ☆23Updated last week
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆44Updated 2 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆40Updated 6 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 4 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 6 years ago
• JakobRat / RALF
  Reinforcement learning assisted analog layout design flow.
  ☆26Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 9 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆48Updated last year
• ucb-art / laygo
  LAYout with Gridded Objects
  ☆31Updated 5 years ago
• MatBucher / ekv3model
  ☆19Updated last year
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆32Updated 10 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆70Updated last month
• ChrisZonghaoLi / sky130_ldo_rl
  This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.
  ☆47Updated last year
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Updated 3 weeks ago