jaijeet / VAPPLinks
The Berkeley Verilog-A Parser and Processor
☆14Updated 8 years ago
Alternatives and similar repositories for VAPP
Users that are interested in VAPP are comparing it to the libraries listed below
Sorting:
- The Berkeley Model and Algorithm Prototyping Platform☆20Updated 10 months ago
- Interchange formats for chip design.☆33Updated 5 months ago
- Parasitic Extraction for KLayout☆30Updated this week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆23Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Berkeley Analog Generator☆16Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆20Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- Circuit release of the MAGICAL project☆39Updated 5 years ago
- ☆19Updated last year
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- ☆40Updated 2 years ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- BAG framework☆41Updated last year
- ☆22Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 4 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- Parsing and generating popular formats of circuit netlist☆37Updated 2 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆43Updated last year
- Verilog-A simulation models☆84Updated this week
- KLayout technology files for FreePDK45☆23Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago