jaijeet / VAPP
The Berkeley Verilog-A Parser and Processor
☆14Updated 8 years ago
Alternatives and similar repositories for VAPP:
Users that are interested in VAPP are comparing it to the libraries listed below
- The Berkeley Model and Algorithm Prototyping Platform☆17Updated 4 months ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Interchange formats for chip design.☆29Updated 3 weeks ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 9 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Python interface for Cadence Spectre☆12Updated 2 months ago
- ☆17Updated 11 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆16Updated 3 weeks ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- Parsing and generating popular formats of circuit netlist☆33Updated 2 years ago
- BAG framework☆26Updated 3 months ago
- LAYout with Gridded Objects v2☆55Updated 2 months ago
- Parasitic Extraction for KLayout☆19Updated this week
- KLayout technology files for Skywater SKY130☆39Updated last year
- Verilog-A simulation models☆68Updated 3 months ago
- ☆20Updated last month
- Files for Advanced Integrated Circuits☆28Updated last month
- Berkeley Analog Generator☆16Updated 6 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆14Updated last year
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆51Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆19Updated last year
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆21Updated 9 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆13Updated 5 years ago