The Berkeley Verilog-A Parser and Processor
☆15Mar 24, 2017Updated 9 years ago
Alternatives and similar repositories for VAPP
Users that are interested in VAPP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Berkeley Model and Algorithm Prototyping Platform☆24Dec 15, 2024Updated last year
- FOSS EKV2.6 Compact Model☆19Sep 5, 2025Updated 10 months ago
- ☆39Apr 10, 2023Updated 3 years ago
- This repository is archived. Use Qucs-S instead☆25Feb 12, 2022Updated 4 years ago
- ☆27Dec 4, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆26Feb 16, 2022Updated 4 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆141May 1, 2019Updated 7 years ago
- An innovative Verilog-A compiler - reloaded☆43Jun 19, 2026Updated 2 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- A simple, portable package manager for applications☆13Nov 7, 2025Updated 7 months ago
- ADMS is a code generator for some of Verilog-A☆105Nov 28, 2022Updated 3 years ago
- Verilog-A simulation models☆111Feb 24, 2026Updated 4 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆31Jul 18, 2024Updated last year
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 9 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- A scalable FeFET compact model☆29Apr 21, 2022Updated 4 years ago
- Developer repository for ViennaTS - The Vienna Topography Simulator: Releases will be tagged on the master branch and published as dedica…☆22Sep 29, 2020Updated 5 years ago
- OpenVAF revived by community☆24Updated this week
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- pcells for various magnetic passive devices (GPL v3)☆13Sep 21, 2013Updated 12 years ago
- The Xyce™ Parallel Electronic Simulator☆154Jun 1, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆57Aug 28, 2023Updated 2 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- C++ library and command-line utility for reading GDSII geometry files☆56Nov 12, 2020Updated 5 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- Julia package for CAD of superconducting devices operating at microwave frequencies.☆22Aug 20, 2020Updated 5 years ago
- Docker image for Mozilla Sync Server☆10May 20, 2023Updated 3 years ago
- List of technology user groups in RheinMain, in Markdown format☆11Oct 5, 2020Updated 5 years ago
- The podcasting enabled CMS powering binaergewitter☆24Jun 21, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GPU-based ultrasound field simulator with interactive user interface☆19Dec 12, 2018Updated 7 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Schematics, board layout and BOM☆12May 1, 2019Updated 7 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆77Apr 30, 2026Updated 2 months ago
- An uber-classy JSONResume theme.☆16Mar 10, 2021Updated 5 years ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆13Nov 30, 2020Updated 5 years ago