The Berkeley Verilog-A Parser and Processor
☆15Mar 24, 2017Updated 8 years ago
Alternatives and similar repositories for VAPP
Users that are interested in VAPP are comparing it to the libraries listed below
Sorting:
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- ☆26Jul 18, 2024Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- ☆39Apr 10, 2023Updated 2 years ago
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 6 months ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 7 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- ☆26Dec 4, 2025Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- This repository is archived. Use Qucs-S instead☆25Feb 12, 2022Updated 4 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- An innovative Verilog-A compiler - reloaded☆39Feb 26, 2026Updated last week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- bioinformatics for peter☆11Apr 8, 2025Updated 10 months ago
- JSpice is a SPICE-inspired analog circuit simulator made in Java with an emphasis on simulating memristors and analog circuits containing…☆64Jul 21, 2021Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- Course repo for material related to CYPLAN 255 at UC Berkeley, Spring 2024☆11May 7, 2024Updated last year
- Anki decks for Technion courses☆13Apr 26, 2024Updated last year
- Metabolomics And Dereplication By Two-dimensional Experiments - MADByTE NMR Metabolomics Platform☆12Jul 23, 2025Updated 7 months ago
- SHUbeamer是为了帮助上海大学师生撰写演示文稿而编写的LaTex Beamer模版文件☆10Dec 1, 2021Updated 4 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Interchange formats for chip design.☆37Feb 15, 2026Updated 2 weeks ago
- Verilog-A simulation models☆93Feb 24, 2026Updated last week
- Quickstart tutorial Prerequisites Before reading this tutorial you should know a bit of Python. If you would like to refresh your memory,…☆14Dec 14, 2021Updated 4 years ago
- A Reproducible Untargeted Metabolomics Data Processing Pipeline☆11Mar 18, 2021Updated 4 years ago
- A Python package for amino acid sequence analysis. Proforma 2.1 complicant.☆14Feb 6, 2026Updated last month
- Homework for STAT 205A - Berkeley☆13Dec 9, 2014Updated 11 years ago
- A macrospin simulation tool for nanoparticles☆12Dec 4, 2024Updated last year
- Course Projects for CS 61B, the data structures class at UC Berkeley, Spring 2014☆10Oct 7, 2014Updated 11 years ago
- awesome-Analog-IC-Design-Automation☆47Apr 19, 2023Updated 2 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Tools for treatment high res mass spectrum of natural organic matter samples☆11Aug 4, 2023Updated 2 years ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week