jaijeet / VAPP
The Berkeley Verilog-A Parser and Processor
☆13Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for VAPP
- The Berkeley Model and Algorithm Prototyping Platform☆14Updated 2 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆17Updated 9 months ago
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago
- ☆13Updated 4 months ago
- Verilog-A simulation models☆53Updated last week
- Interchange formats for chip design.☆27Updated 3 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆20Updated 4 months ago
- ☆17Updated 7 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Open Analog Design Environment☆22Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆11Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 4 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆13Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- ☆13Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆21Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆12Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Mirror of Synopsys's Liberty parser library☆18Updated 6 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- ☆20Updated 2 years ago
- BAG framework☆41Updated 3 months ago
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- Converts GDSII files to STL files.☆35Updated 11 months ago
- KLayout technology files for Skywater SKY130☆38Updated last year