eescottie / opensrc_analogLinks
Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design
☆14Updated 7 months ago
Alternatives and similar repositories for opensrc_analog
Users that are interested in opensrc_analog are comparing it to the libraries listed below
Sorting:
- A 10bit SAR ADC in Sky130☆30Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 10 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Skywaters 130nm Klayout PDK☆33Updated last year
- Circuit Automatic Characterization Engine☆52Updated last year
- Fabric generator and CAD tools graphical frontend☆17Updated 6 months ago
- ☆41Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 11 months ago
- ☆86Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆46Updated 2 weeks ago
- Reinforcement learning assisted analog layout design flow.☆33Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last week
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆39Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Updated last week
- A set of rules and recommendations for analog and digital circuit designers.☆31Updated last year
- ☆19Updated 3 years ago
- ☆38Updated last year
- PLL Designs on Skywater 130nm MPW☆23Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 5 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago