eescottie / opensrc_analogLinks
Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design
☆12Updated 5 months ago
Alternatives and similar repositories for opensrc_analog
Users that are interested in opensrc_analog are comparing it to the libraries listed below
Sorting:
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- A 10bit SAR ADC in Sky130☆25Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- Skywaters 130nm Klayout PDK☆30Updated 10 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆83Updated 11 months ago
- ☆43Updated 3 years ago
- LAYout with Gridded Objects v2☆66Updated 5 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆29Updated 3 years ago
- ☆19Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 3 weeks ago
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 9 months ago
- Open Analog Design Environment☆25Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 7 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆37Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆24Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆36Updated 2 years ago