shahsaumya00 / D-Algorithm-Combinational
Combinational ATPG generator based on D-Algorithm
☆15Updated 4 years ago
Alternatives and similar repositories for D-Algorithm-Combinational:
Users that are interested in D-Algorithm-Combinational are comparing it to the libraries listed below
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆86Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆33Updated 6 months ago
- Introductory course into static timing analysis (STA).☆78Updated 2 months ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆86Updated 2 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆81Updated last year
- Modular Multi-ported SRAM-based Memory☆29Updated 2 months ago
- ☆25Updated 2 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆43Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆130Updated last month
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆53Updated 9 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆12Updated 11 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- ☆39Updated 4 months ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆40Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆35Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆44Updated last week
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆77Updated 8 months ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆91Updated 2 years ago
- Some useful documents of Synopsys☆57Updated 3 years ago