Alternatives and similar repositories for D-Algorithm-Combinational

Users that are interested in D-Algorithm-Combinational are comparing it to the libraries listed below

• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆99Updated 3 years ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆103Updated 6 months ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆54Updated last year
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆99Updated 6 months ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆117Updated 5 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆49Updated 4 years ago
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆82Updated 4 years ago
• hsluoyz / Atalanta
  Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
  ☆87Updated last year
• The-OpenROAD-Project / asap7
  ☆227Updated 9 months ago
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆66Updated 2 years ago
• Ghonimo / Formal-Verification-With-VC-Formal--Tutorials-and-Examples
  This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…
  ☆43Updated last year
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆197Updated 5 years ago
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆81Updated 4 years ago
• nputikhin / sat_atpg
  SAT-based ATPG using TG-Pro model
  ☆19Updated 7 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆176Updated 4 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆79Updated 7 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆103Updated 3 years ago
• parallaxsw / OpenSTA
  ☆98Updated this week
• kunalg123 / icc2_workshop_collaterals
  This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…
  ☆38Updated 5 years ago
• ncsu-eda / FreePDK3
  ☆183Updated 4 years ago
• nickson-jose / vsdstdcelldesign
  This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…
  ☆78Updated 5 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆275Updated last month
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆51Updated last month
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• vaughnbetz / COFFE
  ☆46Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆108Updated last year
• Gogireddyravikiran / Static-Timing-Analysis
  Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…
  ☆16Updated 3 years ago
• sheldonucr / ee260_lab
  EE 260 Winter 2017: Advanced VLSI Design
  ☆68Updated 9 years ago
• NVlabs / INSTA
  ☆91Updated 6 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year