RoaLogic / vga_lcdLinks
VGA LCD Core (OpenCores)
☆15Updated 7 years ago
Alternatives and similar repositories for vga_lcd
Users that are interested in vga_lcd are comparing it to the libraries listed below
Sorting:
- Docker Development Environment for SpinalHDL☆20Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- Wishbone interconnect utilities☆44Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆38Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆38Updated last year
- ☆60Updated 4 years ago
- ☆19Updated 5 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Open Source PHY v2☆33Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated 3 weeks ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- ☆33Updated 3 years ago