Lock circuitgraphs using various logic locking techniques
☆11May 2, 2023Updated 2 years ago
Alternatives and similar repositories for logiclocking
Users that are interested in logiclocking are comparing it to the libraries listed below
Sorting:
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- ☆16Feb 9, 2022Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆16Dec 3, 2021Updated 4 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆89May 7, 2024Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆70Jan 13, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 8 months ago
- ☆16Aug 15, 2021Updated 4 years ago
- A Cataclysm DDA Launcher for Mac☆15Mar 6, 2026Updated 2 weeks ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- WIP: NDS(Nintendo DS)の日本語ドキュメント☆15Oct 30, 2025Updated 4 months ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- A Python API for the MiniSat and MiniCard constraint solvers.☆23Jan 1, 2026Updated 2 months ago
- Nintendo Entertainment System tools written in Golang☆14Jul 22, 2023Updated 2 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆36Updated this week
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- 电子书☆24Mar 1, 2021Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- LLM-aided Hardware Design and Verification☆23Mar 12, 2026Updated last week
- ☆13Jul 25, 2024Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆68May 14, 2025Updated 10 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Jun 17, 2020Updated 5 years ago
- ☆20Nov 18, 2024Updated last year
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- Stencila for Python☆17Aug 3, 2018Updated 7 years ago
- Useful Cadence skill scripts☆20Aug 14, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Game Boy / Game Boy Color emulator running on an FPGA☆18Nov 2, 2025Updated 4 months ago
- Provisioning, Lifecycle and Platform Management Group☆20Feb 27, 2024Updated 2 years ago