Lock circuitgraphs using various logic locking techniques
☆11May 2, 2023Updated 2 years ago
Alternatives and similar repositories for logiclocking
Users that are interested in logiclocking are comparing it to the libraries listed below
Sorting:
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 4 years ago
- ☆16Feb 9, 2022Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Dec 3, 2021Updated 4 years ago
- SMT Attack☆22Mar 5, 2021Updated 4 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆64Jan 13, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆88May 7, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Quantized training method for RRAM-based systems.☆12Sep 24, 2018Updated 7 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Stencila for Python☆17Aug 3, 2018Updated 7 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- ☆12Apr 25, 2025Updated 10 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Updated this week
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- ☆14Sep 3, 2024Updated last year
- ☆13Jul 25, 2024Updated last year
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆15May 17, 2018Updated 7 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 7 months ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 7 months ago
- 一些可能用到的功能，在STM32上，暂时包含取随机数RND、DES/3DES运算DES、哈希计算SHA1☆12Nov 7, 2018Updated 7 years ago
- WIP: NDS(Nintendo DS)の日本語ドキュメント☆15Oct 30, 2025Updated 3 months ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago
- SPICE based IBIS simulation☆16Jan 2, 2025Updated last year
- All materials related to GNN☆14Jan 4, 2023Updated 3 years ago
- ☆12Mar 9, 2018Updated 7 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆16Feb 13, 2024Updated 2 years ago
- Community contributions to the OpenFHE project☆14Mar 8, 2025Updated 11 months ago
- Python based IBIS parser☆22Jan 2, 2025Updated last year
- An implementation of the NIST SP 800-90B tests, and related testing tools.☆18Feb 9, 2026Updated 2 weeks ago
- Nintendo Entertainment System tools written in Golang☆14Jul 22, 2023Updated 2 years ago