circuitgraph / logiclockingLinks
Lock circuitgraphs using various logic locking techniques
☆10Updated 2 years ago
Alternatives and similar repositories for logiclocking
Users that are interested in logiclocking are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆163Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- Introductory course into static timing analysis (STA).☆96Updated last month
- ☆179Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Tools for working with circuits as graphs in python☆122Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- ☆157Updated 3 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 8 months ago
- ☆55Updated 9 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆17Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆47Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆187Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆58Updated 2 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆73Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- [WIP] Dockerize Synopsys/Cadence EDA tools☆90Updated 6 years ago