circuitgraph / logiclockingLinks
Lock circuitgraphs using various logic locking techniques
☆10Updated 2 years ago
Alternatives and similar repositories for logiclocking
Users that are interested in logiclocking are comparing it to the libraries listed below
Sorting:
- ☆223Updated 9 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆196Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- A complete open-source design-for-testing (DFT) Solution☆174Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated last month
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- ☆183Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆44Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆117Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- IDEA project source files☆111Updated 2 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- A Fast, Low-Overhead On-chip Network☆257Updated 3 weeks ago
- ☆170Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆21Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆85Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- Machine Generated Analog IC Layout☆263Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago