Alternatives and similar repositories for MBFFClustering

Users that are interested in MBFFClustering are comparing it to the libraries listed below

• krzhu / IdeaPlaceEx
  Analog and mixed-signal automatic placer
  ☆12Updated 2 years ago
• cuhk-eda / cu-gr-2
  ☆48Updated 2 years ago
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆15Updated 7 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆54Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆46Updated last year
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆61Updated last year
• recurme / Mixed-Cell-Height_legalizer
  ☆13Updated last year
• ABKGroup / PROBE_SMT_AutoCell
  ☆20Updated 2 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆26Updated last year
• ABKGroup / PROBE3.0
  ☆49Updated last year
• liangrj2014 / ISPD25_contest
  ☆10Updated 9 months ago
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• NVlabs / INSTA
  ☆91Updated 7 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆79Updated 8 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆32Updated 4 years ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆34Updated 2 years ago
• Centre-for-Hardware-Security / asap7_reference_design
  reference block design for the ASAP7nm library in Cadence Innovus
  ☆56Updated last year
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆40Updated 6 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆77Updated last month
• parallaxsw / OpenSTA
  ☆98Updated this week
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆31Updated 3 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆265Updated last year
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Updated 3 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆50Updated 5 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆136Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Updated 2 years ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆88Updated last year
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆25Updated 2 years ago