efeslab / moesi-primeView external linksLinks
☆15Dec 15, 2022Updated 3 years ago
Alternatives and similar repositories for moesi-prime
Users that are interested in moesi-prime are comparing it to the libraries listed below
Sorting:
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 3 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Jan 17, 2026Updated 3 weeks ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…☆13Dec 17, 2024Updated last year
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 8 years ago
- ☆15Feb 5, 2026Updated last week
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Pointer analysis prototype (currently including anderson, steensgard).☆16Dec 20, 2021Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- ☆23Jun 14, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago
- A set of tools that automate the execution of scarab simulations☆19Feb 8, 2026Updated last week
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Userspace eBPF Runtime Benchmarking Test Suite and Results☆17Apr 21, 2024Updated last year
- ☆14Dec 30, 2021Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- What if everything is a io_uring?☆16Nov 10, 2022Updated 3 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 4 years ago
- ☆13Jun 6, 2022Updated 3 years ago
- ☆11Apr 29, 2024Updated last year
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆32Jun 18, 2025Updated 7 months ago
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆19Jan 26, 2026Updated 2 weeks ago
- ☆17Oct 9, 2023Updated 2 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated 11 months ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Oct 7, 2025Updated 4 months ago