FlyGoat / cpu_gs132Links
Verilog code of Loongson's GS132 core
☆12Updated 5 years ago
Alternatives and similar repositories for cpu_gs132
Users that are interested in cpu_gs132 are comparing it to the libraries listed below
Sorting:
- RISC CPU by Icenowy☆12Updated 6 years ago
- Collection of Loongson products' public documentation☆79Updated last month
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month
- Trivial RISC-V Linux binary bootloader☆52Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 2 months ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Updated 4 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago
- RV32I by cats☆16Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Chisel NVMe controller☆23Updated 2 years ago
- Remote JTAG server for remote debugging☆41Updated last year
- ☆22Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- Unofficial LoongArch Intrinsics Guide☆60Updated last month
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Multi-Architecture UEFI Environment Driver☆59Updated 6 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Hardware design with Chisel☆34Updated 2 years ago