FlyGoat / cpu_gs132Links
Verilog code of Loongson's GS132 core
☆12Updated 5 years ago
Alternatives and similar repositories for cpu_gs132
Users that are interested in cpu_gs132 are comparing it to the libraries listed below
Sorting:
- Baremetal softwares for TrivialMIPS platform☆11Updated 5 years ago
- RISC CPU by Icenowy☆12Updated 6 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- ☆21Updated 4 years ago
- Trivial RISC-V Linux binary bootloader☆50Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- Remote JTAG server for remote debugging☆40Updated last year
- Chisel NVMe controller☆21Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 9 months ago
- ☆29Updated 3 years ago
- Zet - The x86 (IA-32) open implementation☆21Updated 11 years ago
- RV32I by cats☆16Updated last year
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- ☆35Updated this week
- Collection of Loongson products' public documentation☆79Updated 3 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆31Updated 9 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆27Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Updated 5 years ago
- RISC-V Online Help☆33Updated 4 months ago