Verilog code of Loongson's GS132 core
☆12Dec 19, 2019Updated 6 years ago
Alternatives and similar repositories for cpu_gs132
Users that are interested in cpu_gs132 are comparing it to the libraries listed below
Sorting:
- OpenWrt with LOONGSON SoC☆27Sep 22, 2019Updated 6 years ago
- System Management Controller Firmware For Loongson-3A4000☆23Feb 11, 2020Updated 6 years ago
- UEFI, on Loongson.☆14Jun 19, 2016Updated 9 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Diameter TCP to SCTP proxy☆13Feb 4, 2012Updated 14 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 龙芯linux安装程序☆11Jun 12, 2025Updated 9 months ago
- 龙芯产品公开文档存档 / Archive of Loongson products' public documentation☆93Feb 2, 2026Updated last month
- Personal notes about the Loongson products☆10Feb 25, 2026Updated 3 weeks ago
- ULEK = Using Loongson to Explore Kernel。这里是《用“芯”探核》对应的Linux内核源代码，点击Wiki可查看更多资源。☆40Apr 18, 2025Updated 11 months ago
- Loongarch Emulator☆19Mar 14, 2025Updated last year
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- We try to put source files of llvm tutorials here☆18Oct 6, 2020Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Aug 9, 2020Updated 5 years ago
- ☆22May 21, 2023Updated 2 years ago
- Universal PMON source for LS2K targets☆11Oct 13, 2020Updated 5 years ago
- A simple tunnel for Linux. This repo is an unoffical port of minivtun for openwrt.☆15Dec 16, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- 18650 tester☆10Feb 14, 2019Updated 7 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- A fork of Xiangshan for AI☆37Updated this week
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Geometry Dash Full Edition Mod☆11Aug 13, 2021Updated 4 years ago
- 不喜欢各厂的iot平台，可以从硬件到服务器自已做一套，完全自主可控☆15Feb 3, 2026Updated last month
- JavaScript bzip2 implementation☆19Nov 4, 2012Updated 13 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago