Alternatives and similar repositories for cpu_gs132

Users that are interested in cpu_gs132 are comparing it to the libraries listed below

• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆21Updated last month
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 6 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆63Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 5 months ago
• CircuitCoder / mill
  RV32I by cats
  ☆16Updated last year
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 10 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆79Updated 4 months ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• jiegec / jtag-remote-server
  Remote JTAG server for remote debugging
  ☆40Updated last year
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆33Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆40Updated 5 months ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆28Updated 7 years ago
• himanshu5-prog / vortexGPU
  ☆21Updated 4 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆22Updated 2 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 4 months ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆44Updated last year
• loongson / la-asm-manual
  ☆18Updated 9 months ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆31Updated 10 months ago
• OpenXiangShan / nexus-am
  ☆35Updated 3 weeks ago
• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆95Updated this week
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆19Updated last month
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆59Updated this week
• cyyself / cpu232
  The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully
  ☆9Updated 4 years ago
• chinchilla222 / nezha-d1
  build mainline SBI and Linux for allwinner D1 nezha board
  ☆10Updated 4 years ago