FlyGoat / cpu_gs132Links
Verilog code of Loongson's GS132 core
☆12Updated 5 years ago
Alternatives and similar repositories for cpu_gs132
Users that are interested in cpu_gs132 are comparing it to the libraries listed below
Sorting:
- RISC CPU by Icenowy☆12Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Collection of Loongson products' public documentation☆79Updated 2 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 months ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago
- RV32I by cats☆15Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Remote JTAG server for remote debugging☆42Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 3 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- Chisel NVMe controller☆24Updated 2 years ago
- ☆39Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- OpenGL 1.x implementation for FPGAs☆103Updated this week
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Updated 7 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Updated last year
- ☆22Updated 4 years ago
- ☆18Updated 11 months ago
- Open-Source EDA workshop for RISC-V community☆12Updated 3 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago