Alternatives and similar repositories for cpu_gs132

Users that are interested in cpu_gs132 are comparing it to the libraries listed below

• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• himanshu5-prog / vortexGPU
  ☆21Updated 4 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆28Updated 7 months ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 5 years ago
• OpenXiangShan / nexus-am
  ☆34Updated 2 weeks ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆50Updated 4 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• jiegec / jtag-remote-server
  Remote JTAG server for remote debugging
  ☆39Updated last year
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• SuperSodaSea / Plugcat
  Plug & Play.
  ☆27Updated 3 weeks ago
• lmEshoo / sp-i586
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆32Updated 8 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆16Updated 2 years ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆26Updated last year
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated last year
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆20Updated last month
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated last week
• DoctorWkt / ULX3S-Blinky
  A blinky project for the ULX3S v3.0.3 FPGA board
  ☆16Updated 6 years ago
• freecores / amber
  Amber ARM-compatible core
  ☆13Updated 10 years ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated 7 months ago
• kontais / EFI-MIPS
  UEFI, on Loongson.
  ☆14Updated 8 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆14Updated 8 years ago
• Icenowy / aw-el2-barebone
  Allwinner SoCs' 64-bit EL2 barebone
  ☆17Updated 2 years ago