Jeremy2001-chen / OS-RISCVLinks
A small RISC-V kernel coding by C, tested on sifive unmatched board.
☆16Updated 2 years ago
Alternatives and similar repositories for OS-RISCV
Users that are interested in OS-RISCV are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 11 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- C Abstract Machine Interpreter☆10Updated 7 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆25Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Yet another toy CPU.☆91Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated last month
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- ☆19Updated 10 months ago
- ☆36Updated last year
- CQU Dual Issue Machine☆36Updated last year
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆17Updated 6 months ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆25Updated last year
- A fast compiler for SysY code☆18Updated 2 years ago
- ☆34Updated 5 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆11Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆20Updated 3 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- The 'missing header' for Chisel☆20Updated 3 months ago