Alternatives and similar repositories for OS-RISCV:

Users that are interested in OS-RISCV are comparing it to the libraries listed below

• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 7 months ago
• Liu-Xiangzhi / CAMI
  C Abstract Machine Interpreter
  ☆10Updated 4 months ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆18Updated 7 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• nju-mips / nemu-mips32
  An emulator to run mips executable and to differentially validate noop.
  ☆7Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• NSCSCC-2022-TJU / ChiselMIPS
  第六届龙芯杯混元形意太极门战队作品
  ☆17Updated 2 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆76Updated last year
• Jrinx / Jrinx
  ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.
  ☆26Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆32Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆13Updated 3 months ago
• Tanggling / BOOMCore
  This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…
  ☆15Updated 5 months ago
• iFuProcessor / iFuCore
  ☆16Updated 7 months ago
• helesta-compiler / helesta
  A fast compiler for SysY code
  ☆18Updated 2 years ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated 11 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆33Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆47Updated 4 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆35Updated 8 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆47Updated last month
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated last year
• roife / racoon
  A toy compiler for miniSysY, implemented in Rust. (Reference implementation for BUAA-SE-Compiler course project)
  ☆27Updated last year
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• pku-liang / hestia
  ☆12Updated last month
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago