Jeremy2001-chen / OS-RISCVLinks
A small RISC-V kernel coding by C, tested on sifive unmatched board.
☆16Updated 3 years ago
Alternatives and similar repositories for OS-RISCV
Users that are interested in OS-RISCV are comparing it to the libraries listed below
Sorting:
- C Abstract Machine Interpreter☆10Updated 10 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 3 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆31Updated last year
- ☆20Updated 3 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated last year
- 给NEMU移植Linux Kernel!☆18Updated 3 months ago
- A Flexible Cache Architectural Simulator☆15Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆23Updated 8 months ago
- CPU micro benchmarks☆61Updated 2 months ago
- Yet another toy CPU.☆92Updated last year
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆48Updated last month
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated 4 months ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆27Updated 2 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 11 months ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- WaferLLM: Large Language Model Inference at Wafer Scale☆51Updated this week
- A fork of Xiangshan for AI☆28Updated this week
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- My knowledge base☆66Updated last week