Jeremy2001-chen / OS-RISCV
A small RISC-V kernel coding by C, tested on sifive unmatched board.
☆16Updated 2 years ago
Alternatives and similar repositories for OS-RISCV:
Users that are interested in OS-RISCV are comparing it to the libraries listed below
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- C Abstract Machine Interpreter☆10Updated 4 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆18Updated 7 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆26Updated last year
- ☆32Updated last year
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- A Flexible Cache Architectural Simulator☆13Updated 3 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆15Updated 5 months ago
- ☆16Updated 7 months ago
- A fast compiler for SysY code☆18Updated 2 years ago
- hardware & software prefetcher☆23Updated last year
- Lower chisel memories to SRAM macros☆12Updated 11 months ago
- MIT6.175 & MIT6.375 Study Notes☆33Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- CQU Dual Issue Machine☆35Updated 8 months ago
- CPU micro benchmarks☆47Updated last month
- Implements kernels with RISC-V Vector☆22Updated last year
- A toy compiler for miniSysY, implemented in Rust. (Reference implementation for BUAA-SE-Compiler course project)☆27Updated last year
- ☆25Updated last year
- ☆12Updated last month
- Yet another toy CPU.☆86Updated last year
- ☆34Updated 5 years ago