Jeremy2001-chen / OS-RISCVLinks
A small RISC-V kernel coding by C, tested on sifive unmatched board.
☆16Updated 2 years ago
Alternatives and similar repositories for OS-RISCV
Users that are interested in OS-RISCV are comparing it to the libraries listed below
Sorting:
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- C Abstract Machine Interpreter☆10Updated 6 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆24Updated 9 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated 2 weeks ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- GPGPU-Sim 中文注释版代码,包含 GPGPU-Sim 模拟器的最新版代码,经过中文注释,以帮助中文用户更好地理解和使用该模拟器。☆16Updated 5 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- ☆19Updated 9 months ago
- 第六届龙芯杯混元形意太极门战队作品☆17Updated 3 years ago
- ☆34Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆25Updated last year
- nscscc2018☆26Updated 6 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- ☆35Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year