Jeremy2001-chen / OS-RISCV
A small RISC-V kernel coding by C, tested on sifive unmatched board.
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for OS-RISCV
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆14Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆24Updated 3 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆68Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆24Updated last year
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- ☆31Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- An emulator to run mips executable and to differentially validate noop.☆7Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated this week
- ☆33Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 10 months ago
- 第六届龙芯杯混元形意太极门战队作品☆16Updated 2 years ago
- CQU Dual Issue Machine☆33Updated 4 months ago
- ☆10Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆54Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆107Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆11Updated this week
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 7 months ago
- A Flexible Cache Architectural Simulator☆11Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆20Updated 8 months ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- ☆45Updated last week
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆31Updated 6 years ago
- ☆20Updated 11 months ago
- Yet another toy CPU.☆83Updated 11 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆8Updated 7 months ago
- MIT6.175 & MIT6.375 Study Notes☆26Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Updated 8 months ago