RISC-V Rocket on the Digilent Zybo Board
☆21Aug 6, 2014Updated 12 years ago
Alternatives and similar repositories for zynq-fpga
Users that are interested in zynq-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆25Aug 19, 2016Updated 10 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆20Feb 13, 2020Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆41Dec 31, 2021Updated 4 years ago
- ☆13Oct 16, 2026Updated 3 weeks ago
- ☆18Nov 4, 2024Updated 2 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆13Jan 24, 2026Updated 9 months ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- ☆14Nov 7, 2024Updated last year
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 9 months ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- Bitcoin Miner for Xbox 360, Windows, Windows Phone, Zune HD, and all XNA supported platforms. Based on the Minimal Miner in C# by lithand…☆10Sep 5, 2013Updated 13 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆91Jun 29, 2023Updated 3 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- C# ETH Miner - FPGA (520S Stratix10/385A Arria10)☆10Jan 30, 2018Updated 8 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago