pkorolov / zynq-fpga
RISC-V Rocket on the Digilent Zybo Board
☆20Updated 10 years ago
Alternatives and similar repositories for zynq-fpga:
Users that are interested in zynq-fpga are comparing it to the libraries listed below
- RISC-V RV32IMAFC Core for MCU☆36Updated this week
- ☆26Updated 3 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- ☆50Updated 3 years ago
- ☆23Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 6 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆65Updated 9 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆61Updated last month
- RISC-V Verification Interface☆84Updated 4 months ago
- ☆16Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- UART -> AXI Bridge☆60Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆64Updated 2 years ago
- educational microarchitectures for risc-v isa☆66Updated 5 years ago
- ☆10Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆54Updated last year