RISC-V Rocket on the Digilent Zybo Board
☆21Aug 6, 2014Updated 12 years ago
Alternatives and similar repositories for zynq-fpga
Users that are interested in zynq-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- ☆13Sep 18, 2026Updated 3 weeks ago
- ☆10Mar 12, 2019Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated 2 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- Learn to navigate in dynamic environments with normalized LiDAR scans☆16Sep 22, 2023Updated 3 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PyGRBL -- A set of scripts to play well with GRBL and a CNC☆16Oct 29, 2015Updated 10 years ago
- ☆13Nov 4, 2022Updated 3 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago