jiegec / chisel-memory-lower
Lower chisel memories to SRAM macros
☆12Updated 11 months ago
Alternatives and similar repositories for chisel-memory-lower:
Users that are interested in chisel-memory-lower are comparing it to the libraries listed below
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Updated last year
- A Flexible Cache Architectural Simulator☆13Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- Run Rocket Chip on VCU128☆29Updated 3 months ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆24Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆57Updated 3 years ago
- ☆17Updated 2 years ago
- The 'missing header' for Chisel☆18Updated 3 weeks ago
- RV32I by cats☆17Updated last year
- hardware & software prefetcher☆23Updated last year
- Open-source non-blocking L2 cache☆37Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆17Updated 3 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Updated 3 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆30Updated 2 years ago
- ☆19Updated 2 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆19Updated 3 weeks ago
- ☆39Updated last month
- ☆12Updated last month
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- ☆32Updated 3 weeks ago
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆26Updated this week
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago