A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations
☆11Apr 21, 2024Updated last year
Alternatives and similar repositories for FYP--Risc-V-32-bit-Matrix-Mac
Users that are interested in FYP--Risc-V-32-bit-Matrix-Mac are comparing it to the libraries listed below
Sorting:
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model