theuppercaseguy / FYP--Risc-V-32-bit-Matrix-MacLinks
A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations
☆9Updated last year
Alternatives and similar repositories for FYP--Risc-V-32-bit-Matrix-Mac
Users that are interested in FYP--Risc-V-32-bit-Matrix-Mac are comparing it to the libraries listed below
Sorting:
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆14Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Theia: ray graphic processing unit☆20Updated 10 years ago
- APB Logic☆18Updated 6 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last week
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- Digital IC design and vlsi notes☆12Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- M-extension for RISC-V cores.☆31Updated 6 months ago
- NoC based MPSoC☆10Updated 10 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- ☆12Updated 3 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- Hardware Formal Verification☆15Updated 4 years ago
- ☆13Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Hardware Division Units☆10Updated 10 years ago