theuppercaseguy / FYP--Risc-V-32-bit-Matrix-Mac
A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations
☆9Updated last year
Alternatives and similar repositories for FYP--Risc-V-32-bit-Matrix-Mac
Users that are interested in FYP--Risc-V-32-bit-Matrix-Mac are comparing it to the libraries listed below
Sorting:
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 7 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆9Updated 2 weeks ago
- Open FPGA Modules☆23Updated 7 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Hardware Formal Verification☆15Updated 4 years ago
- SoC Based on ARM Cortex-M3☆30Updated last week
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- NoC based MPSoC☆10Updated 10 years ago
- ☆12Updated 2 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- ☆16Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- M-extension for RISC-V cores.☆30Updated 5 months ago
- ☆27Updated last month
- Theia: ray graphic processing unit☆20Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated this week