agile-hw / labs
Lab assignments for the Agile Hardware Design course
☆14Updated last year
Alternatives and similar repositories for labs:
Users that are interested in labs are comparing it to the libraries listed below
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- Championship Branch Prediction 2025☆33Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated 11 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆89Updated this week
- ☆91Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆22Updated 11 months ago
- ☆15Updated 2 years ago
- ☆14Updated 2 years ago
- ☆12Updated 2 years ago
- ☆40Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆14Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago