agile-hw / labs
Lab assignments for the Agile Hardware Design course
☆12Updated 10 months ago
Alternatives and similar repositories for labs:
Users that are interested in labs are comparing it to the libraries listed below
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆83Updated 10 months ago
- ☆89Updated 11 months ago
- Chisel RISC-V Vector 1.0 Implementation☆73Updated last month
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- ☆37Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- ☆38Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- CGRA framework with vectorization support.☆21Updated this week
- ☆27Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- gem5 simulator with a gpgpu+graphics GPU model☆52Updated 4 years ago
- ☆86Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆36Updated 3 weeks ago
- ☆20Updated last year
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 6 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- The Sniper Multi-Core Simulator☆110Updated 2 months ago
- Vector math library using RISC-V vector ISA via C intrinsic☆15Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated this week
- ☆15Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago